BR112014015441A8 - conservação de energia por meio de desligamento de canal de memória - Google Patents
conservação de energia por meio de desligamento de canal de memóriaInfo
- Publication number
- BR112014015441A8 BR112014015441A8 BR112014015441A BR112014015441A BR112014015441A8 BR 112014015441 A8 BR112014015441 A8 BR 112014015441A8 BR 112014015441 A BR112014015441 A BR 112014015441A BR 112014015441 A BR112014015441 A BR 112014015441A BR 112014015441 A8 BR112014015441 A8 BR 112014015441A8
- Authority
- BR
- Brazil
- Prior art keywords
- memory channel
- energy conservation
- channel shutdown
- shutdown
- memory
- Prior art date
Links
- 238000004134 energy conservation Methods 0.000 title abstract 2
- 238000000034 method Methods 0.000 abstract 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/325—Power saving in peripheral device
- G06F1/3275—Power saving in memory, e.g. RAM, cache
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0804—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with main memory updating
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0888—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using selective caching, e.g. bypass
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/10—Address translation
- G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
- G06F3/061—Improving I/O performance
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
- G06F3/0625—Power saving in storage systems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0646—Horizontal data movement in storage systems, i.e. moving data in between storage devices or systems
- G06F3/0647—Migration mechanisms
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
- G06F3/0671—In-line storage system
- G06F3/0683—Plurality of storage devices
- G06F3/0685—Hybrid storage combining heterogeneous device types, e.g. hierarchical storage, hybrid arrays
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/10—Providing a specific technical effect
- G06F2212/1028—Power efficiency
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/10—Providing a specific technical effect
- G06F2212/1041—Resource optimization
- G06F2212/1044—Space efficiency improvement
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/20—Employing a main memory using a specific memory technology
- G06F2212/202—Non-volatile memory
- G06F2212/2024—Rewritable memory not requiring erasing, e.g. resistive or ferroelectric RAM
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/20—Employing a main memory using a specific memory technology
- G06F2212/205—Hybrid memory, e.g. using both volatile and non-volatile memory
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/60—Details of cache memory
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Human Computer Interaction (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Power Sources (AREA)
Abstract
resumo patente de invenção: "conservação de energia por meio de desligamento de canal de memória". a presente invenção refere-se a um método que inclui a decisão de entrar em um estado de energia mais baixo e, , desligar um canal de memória em um sistema de computador, em que, posteriormente, outros canais de memória no sistema de computador, permanecem ativos para que o computador continue operacional enquanto o canal de memória estiver desligado.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/US2011/067007 WO2013095559A1 (en) | 2011-12-22 | 2011-12-22 | Power conservation by way of memory channel shutdown |
Publications (3)
Publication Number | Publication Date |
---|---|
BR112014015441A2 BR112014015441A2 (pt) | 2017-06-13 |
BR112014015441A8 true BR112014015441A8 (pt) | 2017-07-04 |
BR112014015441B1 BR112014015441B1 (pt) | 2021-05-25 |
Family
ID=48669200
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
BR112014015441-4A BR112014015441B1 (pt) | 2011-12-22 | 2011-12-22 | conservação de energia por meio de desligamento de canal de memória |
Country Status (8)
Country | Link |
---|---|
US (2) | US9612649B2 (pt) |
KR (2) | KR101761044B1 (pt) |
CN (1) | CN104115132B (pt) |
BR (1) | BR112014015441B1 (pt) |
DE (1) | DE112011106032B4 (pt) |
GB (1) | GB2513748B (pt) |
TW (1) | TWI614752B (pt) |
WO (1) | WO2013095559A1 (pt) |
Families Citing this family (47)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8597360B2 (en) | 2004-11-03 | 2013-12-03 | Neuropro Technologies, Inc. | Bone fusion device |
WO2013023098A1 (en) | 2011-08-09 | 2013-02-14 | Neuropro Spinal Jaxx Inc. | Bone fusion device, apparatus and method |
WO2013101201A1 (en) * | 2011-12-30 | 2013-07-04 | Intel Corporation | Home agent multi-level nvm memory architecture |
US9532883B2 (en) | 2012-04-13 | 2017-01-03 | Neuropro Technologies, Inc. | Bone fusion device |
US10098757B2 (en) | 2013-03-15 | 2018-10-16 | Neuropro Technologies Inc. | Bodiless bone fusion device, apparatus and method |
CN117215971A (zh) * | 2013-10-21 | 2023-12-12 | Flc环球有限公司 | 最终级高速缓存系统和对应的方法 |
US11822474B2 (en) | 2013-10-21 | 2023-11-21 | Flc Global, Ltd | Storage system and method for accessing same |
US9389675B2 (en) * | 2013-12-19 | 2016-07-12 | International Business Machines Corporation | Power management for in-memory computer systems |
WO2016023519A1 (en) * | 2014-08-15 | 2016-02-18 | Mediatek Inc. | Method for managing multi-channel memory device to have improved channel switch response time and related memory control system |
US9658793B2 (en) * | 2015-02-20 | 2017-05-23 | Qualcomm Incorporated | Adaptive mode translation lookaside buffer search and access fault |
US9858201B2 (en) | 2015-02-20 | 2018-01-02 | Qualcomm Incorporated | Selective translation lookaside buffer search and page fault |
KR102314138B1 (ko) * | 2015-03-05 | 2021-10-18 | 삼성전자 주식회사 | 모바일 장치 및 모바일 장치의 데이터 관리 방법 |
US10127406B2 (en) * | 2015-03-23 | 2018-11-13 | Intel Corporation | Digital rights management playback glitch avoidance |
CN105117285B (zh) * | 2015-09-09 | 2019-03-19 | 重庆大学 | 一种基于移动虚拟化系统的非易失性存储器调度优化方法 |
US20170068304A1 (en) * | 2015-09-09 | 2017-03-09 | Mediatek Inc. | Low-power memory-access method and associated apparatus |
US9977606B2 (en) * | 2015-10-16 | 2018-05-22 | SK Hynix Inc. | Memory system |
US9990283B2 (en) * | 2015-10-16 | 2018-06-05 | SK Hynix Inc. | Memory system |
US9990143B2 (en) * | 2015-10-16 | 2018-06-05 | SK Hynix Inc. | Memory system |
US9977605B2 (en) * | 2015-10-16 | 2018-05-22 | SK Hynix Inc. | Memory system |
US9977604B2 (en) * | 2015-10-16 | 2018-05-22 | SK Hynix Inc. | Memory system |
US9824419B2 (en) * | 2015-11-20 | 2017-11-21 | International Business Machines Corporation | Automatically enabling a read-only cache in a language in which two arrays in two different variables may alias each other |
US10303372B2 (en) | 2015-12-01 | 2019-05-28 | Samsung Electronics Co., Ltd. | Nonvolatile memory device and operation method thereof |
US10540098B2 (en) | 2016-07-19 | 2020-01-21 | Sap Se | Workload-aware page management for in-memory databases in hybrid main memory systems |
US11977484B2 (en) | 2016-07-19 | 2024-05-07 | Sap Se | Adapting in-memory database in hybrid memory systems and operating system interface |
US10783146B2 (en) | 2016-07-19 | 2020-09-22 | Sap Se | Join operations in hybrid main memory systems |
US10452539B2 (en) * | 2016-07-19 | 2019-10-22 | Sap Se | Simulator for enterprise-scale simulations on hybrid main memory systems |
US10387127B2 (en) | 2016-07-19 | 2019-08-20 | Sap Se | Detecting sequential access data and random access data for placement on hybrid main memory for in-memory databases |
US10474557B2 (en) | 2016-07-19 | 2019-11-12 | Sap Se | Source code profiling for line-level latency and energy consumption estimation |
US10437798B2 (en) | 2016-07-19 | 2019-10-08 | Sap Se | Full system simulator and memory-aware splay tree for in-memory databases in hybrid memory systems |
US10698732B2 (en) | 2016-07-19 | 2020-06-30 | Sap Se | Page ranking in operating system virtual pages in hybrid memory systems |
US10318428B2 (en) | 2016-09-12 | 2019-06-11 | Microsoft Technology Licensing, Llc | Power aware hash function for cache memory mapping |
US10261876B2 (en) | 2016-11-08 | 2019-04-16 | Micron Technology, Inc. | Memory management |
US10430085B2 (en) | 2016-11-08 | 2019-10-01 | Micron Technology, Inc. | Memory operations on data |
US10729560B2 (en) | 2017-01-18 | 2020-08-04 | Neuropro Technologies, Inc. | Bone fusion system, device and method including an insertion instrument |
US10111760B2 (en) | 2017-01-18 | 2018-10-30 | Neuropro Technologies, Inc. | Bone fusion system, device and method including a measuring mechanism |
US10241561B2 (en) | 2017-06-13 | 2019-03-26 | Microsoft Technology Licensing, Llc | Adaptive power down of intra-chip interconnect |
US11010379B2 (en) | 2017-08-15 | 2021-05-18 | Sap Se | Increasing performance of in-memory databases using re-ordered query execution plans |
WO2019066689A1 (en) * | 2017-09-27 | 2019-04-04 | Telefonaktiebolaget Lm Ericsson (Publ) | METHOD AND RE-ASSEMBLY COMPONENT FOR MANAGING THE RESETTING OF INFORMATION FROM TARGET SOURCE MEMORY CIRCUITS |
CN108632152A (zh) * | 2018-03-30 | 2018-10-09 | 上海康斐信息技术有限公司 | 一种无线路由器及快速启动的方法 |
CN112997161A (zh) | 2018-06-18 | 2021-06-18 | Flc技术集团股份有限公司 | 将储存系统用作主存储器的方法和装置 |
US11163680B2 (en) | 2018-11-28 | 2021-11-02 | International Business Machines Corporation | Dynamic write-back to non-volatile memory |
US10642734B1 (en) | 2018-12-03 | 2020-05-05 | Advanced Micro Devices, Inc. | Non-power of two memory configuration |
US11307779B2 (en) | 2019-09-11 | 2022-04-19 | Ceremorphic, Inc. | System and method for flash and RAM allocation for reduced power consumption in a processor |
US20220188208A1 (en) * | 2020-12-10 | 2022-06-16 | Advanced Micro Devices, Inc. | Methods for configuring span of control under varying temperature |
US11721379B2 (en) | 2021-06-17 | 2023-08-08 | Micron Technology, Inc. | Cell disturb on power state transition |
CN113886291B (zh) * | 2021-08-29 | 2023-08-18 | 苏州浪潮智能科技有限公司 | 一种路径的禁用方法及系统 |
US20230266899A1 (en) * | 2022-02-23 | 2023-08-24 | Nvidia Corporation | System level hardware mechanisms for dynamic assist control |
Family Cites Families (93)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US22008A (en) * | 1858-11-09 | Hoisting-machine | ||
US122011A (en) * | 1871-12-19 | Improvement in keepers for door-latches | ||
US711129A (en) * | 1901-11-18 | 1902-10-14 | Robert Shedenhelm | Animal-shears. |
US711207A (en) * | 1901-12-14 | 1902-10-14 | Martin V Grogan | Circular handsaw. |
US5912839A (en) | 1998-06-23 | 1999-06-15 | Energy Conversion Devices, Inc. | Universal memory element and method of programming same |
US7000102B2 (en) | 2001-06-29 | 2006-02-14 | Intel Corporation | Platform and method for supporting hibernate operations |
US6917999B2 (en) | 2001-06-29 | 2005-07-12 | Intel Corporation | Platform and method for initializing components within hot-plugged nodes |
US6732241B2 (en) * | 2001-09-07 | 2004-05-04 | Hewlett-Packard Development Company, L.P. | Technique for migrating data between storage devices for reduced power consumption |
US7493438B2 (en) | 2001-10-03 | 2009-02-17 | Intel Corporation | Apparatus and method for enumeration of processors during hot-plug of a compute node |
US7117311B1 (en) | 2001-12-19 | 2006-10-03 | Intel Corporation | Hot plug cache coherent interface method and apparatus |
US7673090B2 (en) | 2001-12-19 | 2010-03-02 | Intel Corporation | Hot plug interface control method and apparatus |
US7003658B2 (en) | 2002-02-21 | 2006-02-21 | Inventec Corporation | Method for user setup of memory throttling register in north bridge via BIOS to save power |
US20040028066A1 (en) * | 2002-08-06 | 2004-02-12 | Chris Quanbeck | Receiver architectures with dynamic symbol memory allocation and methods therefor |
TW200410255A (en) | 2002-12-10 | 2004-06-16 | Comax Semiconductor Inc | A memory device with power-saving mode and an electrics device with the memory device |
US7350087B2 (en) | 2003-03-31 | 2008-03-25 | Intel Corporation | System and method of message-based power management |
TW564991U (en) * | 2003-04-25 | 2003-12-01 | Sunplus Technology Co Ltd | Power-saving static memory control circuit |
US7376775B2 (en) | 2003-12-29 | 2008-05-20 | Intel Corporation | Apparatus, system, and method to enable transparent memory hot plug/remove |
US7475174B2 (en) | 2004-03-17 | 2009-01-06 | Super Talent Electronics, Inc. | Flash / phase-change memory in multi-ring topology using serial-link packet interface |
US8046488B2 (en) * | 2004-05-21 | 2011-10-25 | Intel Corporation | Dynamically modulating link width |
US7337368B2 (en) | 2004-06-07 | 2008-02-26 | Dell Products L.P. | System and method for shutdown memory testing |
US7480808B2 (en) * | 2004-07-16 | 2009-01-20 | Ati Technologies Ulc | Method and apparatus for managing power consumption relating to a differential serial communication link |
US7562202B2 (en) * | 2004-07-30 | 2009-07-14 | United Parcel Service Of America, Inc. | Systems, methods, computer readable medium and apparatus for memory management using NVRAM |
US7590918B2 (en) | 2004-09-10 | 2009-09-15 | Ovonyx, Inc. | Using a phase change memory as a high volume memory |
US7246224B2 (en) | 2004-09-27 | 2007-07-17 | Intel Corporation | System and method to enable platform personality migration |
US20070005922A1 (en) | 2005-06-30 | 2007-01-04 | Swaminathan Muthukumar P | Fully buffered DIMM variable read latency |
US8010764B2 (en) * | 2005-07-07 | 2011-08-30 | International Business Machines Corporation | Method and system for decreasing power consumption in memory arrays having usage-driven power management |
TWM286985U (en) | 2005-08-22 | 2006-02-01 | Regulus Technologies Co Ltd | Memory module with smart-type power-saving and fault-tolerance |
US7376037B1 (en) * | 2005-09-26 | 2008-05-20 | Lattice Semiconductor Corporation | Programmable logic device with power-saving architecture |
US8145732B2 (en) | 2005-11-21 | 2012-03-27 | Intel Corporation | Live network configuration within a link based computing system |
US7496742B2 (en) * | 2006-02-07 | 2009-02-24 | Dell Products L.P. | Method and system of supporting multi-plugging in X8 and X16 PCI express slots |
US7600078B1 (en) | 2006-03-29 | 2009-10-06 | Intel Corporation | Speculatively performing read transactions |
US7913147B2 (en) | 2006-05-08 | 2011-03-22 | Intel Corporation | Method and apparatus for scrubbing memory |
US7756053B2 (en) | 2006-06-30 | 2010-07-13 | Intel Corporation | Memory agent with error hardware |
US7493439B2 (en) | 2006-08-01 | 2009-02-17 | International Business Machines Corporation | Systems and methods for providing performance monitoring in a memory system |
JP4209906B2 (ja) | 2006-08-02 | 2009-01-14 | 株式会社日立製作所 | 低消費電力メモリ管理方法及びその方法を用いた計算機 |
US8051253B2 (en) | 2006-09-28 | 2011-11-01 | Virident Systems, Inc. | Systems and apparatus with programmable memory control for heterogeneous main memory |
US7930513B2 (en) * | 2006-11-04 | 2011-04-19 | Virident Systems Inc. | Writing to asymmetric memory |
US8344475B2 (en) * | 2006-11-29 | 2013-01-01 | Rambus Inc. | Integrated circuit heating to effect in-situ annealing |
US7908501B2 (en) * | 2007-03-23 | 2011-03-15 | Silicon Image, Inc. | Progressive power control of a multi-port memory device |
US20080270811A1 (en) | 2007-04-26 | 2008-10-30 | Super Talent Electronics Inc. | Fast Suspend-Resume of Computer Motherboard Using Phase-Change Memory |
WO2008139441A2 (en) | 2007-05-12 | 2008-11-20 | Anobit Technologies Ltd. | Memory device with internal signal processing unit |
US8347005B2 (en) * | 2007-07-31 | 2013-01-01 | Hewlett-Packard Development Company, L.P. | Memory controller with multi-protocol interface |
JP2009211153A (ja) * | 2008-02-29 | 2009-09-17 | Toshiba Corp | メモリ装置、情報処理装置及び電力制御方法 |
US20090313416A1 (en) | 2008-06-16 | 2009-12-17 | George Wayne Nation | Computer main memory incorporating volatile and non-volatile memory |
US8639874B2 (en) * | 2008-12-22 | 2014-01-28 | International Business Machines Corporation | Power management of a spare DRAM on a buffered DIMM by issuing a power on/off command to the DRAM device |
US8161304B2 (en) * | 2009-01-20 | 2012-04-17 | Microsoft Corporation | Power management for large memory subsystems |
US8331857B2 (en) | 2009-05-13 | 2012-12-11 | Micron Technology, Inc. | Wireless interface to program phase-change memories |
US8250282B2 (en) | 2009-05-14 | 2012-08-21 | Micron Technology, Inc. | PCM memories for storage bus interfaces |
US8180981B2 (en) * | 2009-05-15 | 2012-05-15 | Oracle America, Inc. | Cache coherent support for flash in a memory hierarchy |
US8504759B2 (en) | 2009-05-26 | 2013-08-06 | Micron Technology, Inc. | Method and devices for controlling power loss |
US20100306453A1 (en) | 2009-06-02 | 2010-12-02 | Edward Doller | Method for operating a portion of an executable program in an executable non-volatile memory |
US9123409B2 (en) | 2009-06-11 | 2015-09-01 | Micron Technology, Inc. | Memory device for a hierarchical memory architecture |
KR20100133710A (ko) * | 2009-06-12 | 2010-12-22 | 삼성전자주식회사 | 메모리 시스템 및 그것의 코드 데이터 로딩 방법 |
US20110047316A1 (en) * | 2009-08-19 | 2011-02-24 | Dell Products L.P. | Solid state memory device power optimization |
US8578138B2 (en) | 2009-08-31 | 2013-11-05 | Intel Corporation | Enabling storage of active state in internal storage of processor rather than in SMRAM upon entry to system management mode |
US8296496B2 (en) * | 2009-09-17 | 2012-10-23 | Hewlett-Packard Development Company, L.P. | Main memory with non-volatile memory and DRAM |
US9041720B2 (en) * | 2009-12-18 | 2015-05-26 | Advanced Micro Devices, Inc. | Static image retiling and power management method and circuit |
US8914568B2 (en) | 2009-12-23 | 2014-12-16 | Intel Corporation | Hybrid memory architectures |
US8407516B2 (en) | 2009-12-23 | 2013-03-26 | Intel Corporation | Controlling memory redundancy in a system |
US8612809B2 (en) | 2009-12-31 | 2013-12-17 | Intel Corporation | Systems, methods, and apparatuses for stacked memory |
US20110161592A1 (en) | 2009-12-31 | 2011-06-30 | Nachimuthu Murugasamy K | Dynamic system reconfiguration |
US20110179311A1 (en) * | 2009-12-31 | 2011-07-21 | Nachimuthu Murugasamy K | Injecting error and/or migrating memory in a computing system |
US8621255B2 (en) * | 2010-02-18 | 2013-12-31 | Broadcom Corporation | System and method for loop timing update of energy efficient physical layer devices using subset communication techniques |
US20110208900A1 (en) | 2010-02-23 | 2011-08-25 | Ocz Technology Group, Inc. | Methods and systems utilizing nonvolatile memory in a computer system main memory |
US9015441B2 (en) * | 2010-04-30 | 2015-04-21 | Microsoft Technology Licensing, Llc | Memory usage scanning |
KR20110131781A (ko) | 2010-05-31 | 2011-12-07 | 삼성전자주식회사 | 위치정보의 정확도 확인방법 및 장치 |
US9032398B2 (en) * | 2010-07-12 | 2015-05-12 | Vmware, Inc. | Online classification of memory pages based on activity level represented by one or more bits |
JP2012027655A (ja) * | 2010-07-22 | 2012-02-09 | Hitachi Ltd | 情報処理装置および省電力メモリ管理方法 |
US8762760B2 (en) * | 2010-09-14 | 2014-06-24 | Xilinx, Inc. | Method and apparatus for adaptive power control in a multi-lane communication channel |
US8838935B2 (en) * | 2010-09-24 | 2014-09-16 | Intel Corporation | Apparatus, method, and system for implementing micro page tables |
US8649212B2 (en) | 2010-09-24 | 2014-02-11 | Intel Corporation | Method, apparatus and system to determine access information for a phase change memory |
US8612676B2 (en) | 2010-12-22 | 2013-12-17 | Intel Corporation | Two-level system main memory |
US8462577B2 (en) | 2011-03-18 | 2013-06-11 | Intel Corporation | Single transistor driver for address lines in a phase change memory and switch (PCMS) array |
US8462537B2 (en) | 2011-03-21 | 2013-06-11 | Intel Corporation | Method and apparatus to reset a phase change memory and switch (PCMS) memory cell |
US8607089B2 (en) | 2011-05-19 | 2013-12-10 | Intel Corporation | Interface for storage device access over memory bus |
US8605531B2 (en) | 2011-06-20 | 2013-12-10 | Intel Corporation | Fast verify for phase change memory with switch |
US8671309B2 (en) | 2011-07-01 | 2014-03-11 | Intel Corporation | Mechanism for advanced server machine check recovery and associated system software enhancements |
US8463948B1 (en) | 2011-07-01 | 2013-06-11 | Intel Corporation | Method, apparatus and system for determining an identifier of a volume of memory |
EP3364304B1 (en) * | 2011-09-30 | 2022-06-15 | INTEL Corporation | Memory channel that supports near memory and far memory access |
US9600416B2 (en) * | 2011-09-30 | 2017-03-21 | Intel Corporation | Apparatus and method for implementing a multi-level memory hierarchy |
EP2761476B1 (en) * | 2011-09-30 | 2017-10-25 | Intel Corporation | Apparatus, method and system that stores bios in non-volatile random access memory |
CN103946813B (zh) * | 2011-09-30 | 2017-08-25 | 英特尔公司 | 基于使用统计量追踪的远存储器访问信号的生成 |
US20130275661A1 (en) | 2011-09-30 | 2013-10-17 | Vincent J. Zimmer | Platform storage hierarchy with non-volatile random access memory with configurable partitions |
US9378133B2 (en) * | 2011-09-30 | 2016-06-28 | Intel Corporation | Autonomous initialization of non-volatile random access memory in a computer system |
CN107608910B (zh) | 2011-09-30 | 2021-07-02 | 英特尔公司 | 用于实现具有不同操作模式的多级存储器分级结构的设备和方法 |
WO2013048500A1 (en) | 2011-09-30 | 2013-04-04 | Intel Corporation | Apparatus and method for implementing a multi-level memory hierarchy over common memory channels |
CN103946816B (zh) * | 2011-09-30 | 2018-06-26 | 英特尔公司 | 作为传统大容量存储设备的替代的非易失性随机存取存储器(nvram) |
CN103946819B (zh) | 2011-09-30 | 2017-05-17 | 英特尔公司 | 用于非易失性系统存储器的统计耗损均衡 |
US20130091331A1 (en) * | 2011-10-11 | 2013-04-11 | Iulian Moraru | Methods, apparatus, and articles of manufacture to manage memory |
US8593866B2 (en) * | 2011-11-11 | 2013-11-26 | Sandisk Technologies Inc. | Systems and methods for operating multi-bank nonvolatile memory |
CN103975287B (zh) * | 2011-12-13 | 2017-04-12 | 英特尔公司 | 使用非易失性随机存取存储器的服务器中的增强系统睡眠状态支持 |
US9336147B2 (en) * | 2012-06-12 | 2016-05-10 | Microsoft Technology Licensing, Llc | Cache and memory allocation for virtual machines |
US9811276B1 (en) * | 2015-09-24 | 2017-11-07 | EMC IP Holding Company LLC | Archiving memory in memory centric architecture |
-
2011
- 2011-12-22 DE DE112011106032.7T patent/DE112011106032B4/de active Active
- 2011-12-22 KR KR1020157033114A patent/KR101761044B1/ko active IP Right Grant
- 2011-12-22 GB GB1411390.6A patent/GB2513748B/en active Active
- 2011-12-22 US US13/997,999 patent/US9612649B2/en active Active
- 2011-12-22 CN CN201180076411.3A patent/CN104115132B/zh active Active
- 2011-12-22 BR BR112014015441-4A patent/BR112014015441B1/pt active IP Right Grant
- 2011-12-22 KR KR1020147017930A patent/KR101572403B1/ko not_active IP Right Cessation
- 2011-12-22 WO PCT/US2011/067007 patent/WO2013095559A1/en active Application Filing
-
2012
- 2012-12-06 TW TW101145912A patent/TWI614752B/zh active
-
2017
- 2017-04-03 US US15/477,857 patent/US10521003B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
BR112014015441A2 (pt) | 2017-06-13 |
GB2513748B (en) | 2020-08-19 |
TWI614752B (zh) | 2018-02-11 |
US20170206010A1 (en) | 2017-07-20 |
US10521003B2 (en) | 2019-12-31 |
US20140143577A1 (en) | 2014-05-22 |
CN104115132A (zh) | 2014-10-22 |
GB2513748A (en) | 2014-11-05 |
CN104115132B (zh) | 2018-02-06 |
US9612649B2 (en) | 2017-04-04 |
KR101572403B1 (ko) | 2015-11-26 |
DE112011106032B4 (de) | 2022-06-15 |
WO2013095559A1 (en) | 2013-06-27 |
GB201411390D0 (en) | 2014-08-13 |
TW201331941A (zh) | 2013-08-01 |
KR101761044B1 (ko) | 2017-07-24 |
DE112011106032T5 (de) | 2014-12-04 |
KR20140098221A (ko) | 2014-08-07 |
KR20150138404A (ko) | 2015-12-09 |
BR112014015441B1 (pt) | 2021-05-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
BR112014015441A2 (pt) | conservação de energia por meio de desligamento de canal de memória | |
BR112015004458A8 (pt) | sistema de controle de poço, bop a laser e conjunto de bop | |
BR112015022663A2 (pt) | sistema refrigerante misto e método | |
BR112014014754A2 (pt) | sistema de utilização de energia solar, e, método para utilização de energia solar dinâmica | |
BR112015007916A2 (pt) | método para produzir l-aminoácido | |
BR112014008141A2 (pt) | método e sistema para proporcionar resposta adaptável à demanda e meio legível por computador | |
BRPI0920495A2 (pt) | sistema para computação de consumo de energia, método para calcular energia consumida por um sistema e método implementado por servidor para cálculo de consumo de energia | |
BR112012021933A2 (pt) | método para processamento de soluções de peroxigênio. | |
BRPI1011848A2 (pt) | método, dispositivo e sistema para regular o consumo de energia | |
BR112013000735A2 (pt) | controlador robótico e método para controlar a posição de várias superfícies solares | |
AR085456A1 (es) | Sistema y metodo para la generacion de energia con bajas emisiones y recuperacion mejorada de co | |
CL2014002438A1 (es) | Procedimiento para controlar una disposición para introducir energia electrica en una red de suministro electrico, que presenta una intalacion de energia eolica, donde el metodo comprende generar energia electrica con la instalación a partir del viento, introducir una primera potencia generada en la red de suministro, suministrar una segunda potencia a un consumidor que reduce parte o parcialmente la potencia conducida al consumidor y se añade a la primera parte; y dicha disposicion | |
BR112014028730A2 (pt) | sistema de alimentação eletroquímico que gera pelo menos um dentre uma tensão e eletricidade e energia térmica, ânodo permeável a hidrogênio e sistema de alimentação que gera energia térmica. | |
GB2510091A (en) | Collaborative processor and system performance and power management | |
CL2014000345A1 (es) | Sistema de un conjunto de turbinas hidroeléctricas, para controlar las turbinas de forma de optimizar su trabajo, comprende una turbina hidroeléctrica, un sistema de control que tiene un sistema convertidor y una unidad de control, y un controlador de supervisión. | |
BR112014000014A2 (pt) | sistema portátil de geração de energia solar e acionado pelo vento | |
CL2016001020A1 (es) | Procedimiento para la operación de una instalación de energía eólica | |
BR112013028854A2 (pt) | método para prever o consumo energético de uma construção, meio de computador, sistema para prever o consumo energético de uma construção e construção | |
BR112013002348A2 (pt) | ativação do host de usb através de um dispositivo usb no modo de encerramento | |
EP2940258A4 (en) | TURBINE DEVICE AND POWER GENERATION SYSTEM THROUGH HEAT RECOVERY THEREWITH | |
CL2015003094A1 (es) | Parque eolico y procedimiento para controlar un parque eolico | |
ES2414581R1 (es) | Dispositivo, sistema y procedimiento inteligente para la optimizacion del consumo de energia electrica | |
IN2013CH06141A (pt) | ||
BR112015008608A2 (pt) | método para produzir um l-aminoácido | |
BR112012003474A2 (pt) | "regulador, e, sistema e método para produzir energia mecânica." |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
B06F | Objections, documents and/or translations needed after an examination request according [chapter 6.6 patent gazette] | ||
B06U | Preliminary requirement: requests with searches performed by other patent offices: procedure suspended [chapter 6.21 patent gazette] | ||
B09A | Decision: intention to grant [chapter 9.1 patent gazette] | ||
B16A | Patent or certificate of addition of invention granted [chapter 16.1 patent gazette] |
Free format text: PRAZO DE VALIDADE: 20 (VINTE) ANOS CONTADOS A PARTIR DE 22/12/2011, OBSERVADAS AS CONDICOES LEGAIS. |