BR112014009952A2 - método e dispositivo para gerenciamento de uma matriz de teclas, produto programa de computador e meios de armazenamento correspondentes - Google Patents

método e dispositivo para gerenciamento de uma matriz de teclas, produto programa de computador e meios de armazenamento correspondentes

Info

Publication number
BR112014009952A2
BR112014009952A2 BR112014009952A BR112014009952A BR112014009952A2 BR 112014009952 A2 BR112014009952 A2 BR 112014009952A2 BR 112014009952 A BR112014009952 A BR 112014009952A BR 112014009952 A BR112014009952 A BR 112014009952A BR 112014009952 A2 BR112014009952 A2 BR 112014009952A2
Authority
BR
Brazil
Prior art keywords
column
logical value
managing
line
predetermined
Prior art date
Application number
BR112014009952A
Other languages
English (en)
Inventor
Delorme Jean-Jacques
Bellahcene Mohamme
Benoit Olivier
Original Assignee
Cie Ind Et Financiere D´Ingenierie Ingenico
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Cie Ind Et Financiere D´Ingenierie Ingenico filed Critical Cie Ind Et Financiere D´Ingenierie Ingenico
Publication of BR112014009952A2 publication Critical patent/BR112014009952A2/pt

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
    • G06F3/02—Input arrangements using manually operated switches, e.g. using keyboards or dials
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G06F21/82—Protecting input, output or interconnection devices
    • G06F21/83—Protecting input, output or interconnection devices input devices, e.g. keyboards, mice or controllers thereof
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M11/00—Coding in connection with keyboards or like devices, i.e. coding of the position of operated keys
    • H03M11/006—Measures for preventing unauthorised decoding of keyboards
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
    • G06F3/02—Input arrangements using manually operated switches, e.g. using keyboards or dials
    • G06F3/023—Arrangements for converting discrete items of information into a coded form, e.g. arrangements for interpreting keyboard generated codes as alphanumeric codes, operand codes or instruction codes
    • G06F3/0238—Programmable keyboards
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M11/00—Coding in connection with keyboards or like devices, i.e. coding of the position of operated keys
    • H03M11/02—Details
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M11/00—Coding in connection with keyboards or like devices, i.e. coding of the position of operated keys
    • H03M11/02—Details
    • H03M11/04—Coding of multifunction keys
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M11/00—Coding in connection with keyboards or like devices, i.e. coding of the position of operated keys
    • H03M11/20—Dynamic coding, i.e. by key scanning

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Human Computer Interaction (AREA)
  • Input From Keyboards Or The Like (AREA)
  • Lock And Its Accessories (AREA)

Abstract

resumo método e dispositivo para gerenciamento de uma matriz de teclas, produto programa de computador e meios de armazenamento correspondentes. a invenção refere-se a um método para a gestão , por meio de um dispositivo , uma matriz de teclas , incluindo , pelo menos, uma linha ( lg0 para lg3 ) e pelo menos duas colunas ( col0 a col2 ) , cada uma das teclas que permitem curto-circuito de uma linha e uma coluna da referida matriz quando pressionado . o método inclui , pelo menos, uma repetição de uma fase de varrimento , que inclui os seguintes passos para cada uma das linhas transformadas sucessivamente : escrita de um valor lógico predeterminado na linha ; e para cada coluna , a leitura de um valor lógico na coluna para determinar se a coluna está em curto-circuito com a linha , através de uma comparação entre o valor lógico de leitura e a lógica de valor predeterminado . para cada uma das linhas transformadas sucessivamente : o passo de escrever o valor lógico predeterminado na linha é levada a cabo durante um intervalo de tempo pré-determinado ( t ) ; para cada coluna , a etapa de leitura de um valor lógico , em que a coluna é realizada durante uma primeira parte ( t1 ) do intervalo de tempo predeterminado ; a fase de varrimento inclui um passo adicional , em cada coluna , de escrever o valor lógico predeterminado na coluna , durante uma segunda porção ( t2 ) do intervalo de tempo pré-determinado , a duração do intervalo de tempo pré-determinado ser igual a soma das durações da primeira parte e da segunda parte .
BR112014009952A 2011-10-28 2012-10-25 método e dispositivo para gerenciamento de uma matriz de teclas, produto programa de computador e meios de armazenamento correspondentes BR112014009952A2 (pt)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR1159798A FR2982054B1 (fr) 2011-10-28 2011-10-28 Procede et dispositif de gestion d'une matrice de touches, produit programme d'ordinateur et moyen de stockage correspondants.
PCT/EP2012/071189 WO2013060801A1 (fr) 2011-10-28 2012-10-25 Procede et dispositif de gestion d'une matrice de touches, produit programme d'ordinateur et moyen de stockage correspondants

Publications (1)

Publication Number Publication Date
BR112014009952A2 true BR112014009952A2 (pt) 2017-04-25

Family

ID=47073455

Family Applications (1)

Application Number Title Priority Date Filing Date
BR112014009952A BR112014009952A2 (pt) 2011-10-28 2012-10-25 método e dispositivo para gerenciamento de uma matriz de teclas, produto programa de computador e meios de armazenamento correspondentes

Country Status (8)

Country Link
US (1) US9372547B2 (pt)
EP (1) EP2771976B1 (pt)
BR (1) BR112014009952A2 (pt)
CA (1) CA2852361C (pt)
ES (1) ES2721480T3 (pt)
FR (1) FR2982054B1 (pt)
PL (1) PL2771976T3 (pt)
WO (1) WO2013060801A1 (pt)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2982054B1 (fr) * 2011-10-28 2014-06-20 Ingenico Sa Procede et dispositif de gestion d'une matrice de touches, produit programme d'ordinateur et moyen de stockage correspondants.
TWI678456B (zh) * 2019-06-13 2019-12-01 東隆五金工業股份有限公司 電子鎖與用於電子鎖的按鍵掃描系統

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3610799A (en) * 1969-10-30 1971-10-05 North American Rockwell Multiplexing system for selection of notes and voices in an electronic musical instrument
US4528660A (en) * 1983-12-08 1985-07-09 The United States Of America As Represented By The Secretary Of The Air Force Multiplexed data stream monitor
FR2599525B1 (fr) 1986-06-02 1988-07-29 Dassault Electronique Unite a clavier de securite, en particulier pour la composition d'un code confidentiel
US5113380A (en) * 1989-08-24 1992-05-12 Levine Alfred B Multiple option electronic scheduler and rescheduler
DE69032498T2 (de) * 1989-10-23 1999-03-04 Mitsubishi Denki K.K., Tokio/Tokyo Zellenvermittlungseinrichtung
US5832206A (en) * 1996-03-25 1998-11-03 Schlumberger Technologies, Inc. Apparatus and method to provide security for a keypad processor of a transaction terminal
US6054940A (en) * 1998-02-09 2000-04-25 Gilbarco Inc. Keypad scanning security system
JP2000106550A (ja) * 1998-09-29 2000-04-11 Fujitsu Ltd データ通信装置
US7181017B1 (en) * 2001-03-23 2007-02-20 David Felsher System and method for secure three-party communications
JP4203773B2 (ja) * 2006-08-01 2009-01-07 ソニー株式会社 表示装置
US8081091B2 (en) * 2008-07-31 2011-12-20 Maxim Integrated Products, Inc. Secure keypad scanning
US20120229412A1 (en) * 2009-11-30 2012-09-13 Nokia Corporation Touch Position Detection Method and Apparatus
FR2982054B1 (fr) * 2011-10-28 2014-06-20 Ingenico Sa Procede et dispositif de gestion d'une matrice de touches, produit programme d'ordinateur et moyen de stockage correspondants.
FR2982392B1 (fr) * 2011-11-04 2013-12-20 Ingenico Sa Procede et dispositif de gestion d'une matrice de touches, avec protection contre un dispositif espion actif, produit programme d'ordinateur et moyen de stockage correspondants.
CN104541473B (zh) * 2012-06-01 2017-09-12 黑莓有限公司 基于概率方法的用于保证多格式音频系统中的锁定的通用同步引擎
US9479275B2 (en) * 2012-06-01 2016-10-25 Blackberry Limited Multiformat digital audio interface

Also Published As

Publication number Publication date
US9372547B2 (en) 2016-06-21
FR2982054B1 (fr) 2014-06-20
EP2771976A1 (fr) 2014-09-03
ES2721480T3 (es) 2019-07-31
FR2982054A1 (fr) 2013-05-03
PL2771976T3 (pl) 2019-07-31
CA2852361A1 (en) 2013-05-02
CA2852361C (en) 2019-12-31
US20140285365A1 (en) 2014-09-25
EP2771976B1 (fr) 2019-01-23
WO2013060801A1 (fr) 2013-05-02

Similar Documents

Publication Publication Date Title
CN101536110B (zh) 纠错器件及其方法
ATE381062T1 (de) Gespiegelte speicherplattenarchitektur für ein datenbankgerät mit lokal balancierter regeneration
US9286423B2 (en) Cycle accurate and cycle reproducible memory for an FPGA based hardware accelerator
US10699798B2 (en) Testing storage device power circuitry
MX352867B (es) Almacenamiento estructurado por registro, sin memoria de retención para métodos de acceso múltiple.
TW200746142A (en) Self refresh operation of semiconductor memory device
CN113360428A (zh) 具有指定区域存储器访问调度的存储器系统
WO2008151880A3 (en) Interactive progress display enabling modification to computer operations
WO2012166725A3 (en) Apparatus and methods for providing data integrity
WO2012166726A3 (en) Apparatus and methods for providing data integrity
JP6247280B2 (ja) 強誘電性ランダムアクセスメモリ（ｆｒａｍ）レイアウト装置及び方法
Liang et al. Architectural power models for SRAM and CAM structures based on hybrid analytical/empirical techniques
JP2016537720A5 (pt)
BR112014009952A2 (pt) método e dispositivo para gerenciamento de uma matriz de teclas, produto programa de computador e meios de armazenamento correspondentes
BR112014010653A2 (pt) método e dispositivo para o gerenciamento de uma matriz de teclas, com proteção contra um dispositivo espião ativo, produto de programa de computador e respectivo meio de armazenamento
JP2013527541A5 (pt)
EP2833261A3 (en) Device driver installation method and computer system
WO2008133979A3 (en) System and method for processing data in pipeline of computers
US8413085B2 (en) Digital netlist partitioning system for faster circuit reverse-engineering
US20140122955A1 (en) Prbs test memory interface considering ddr burst operation
CN103605595A (zh) 一种基于dos环境的ntb通讯的测试方法
Huang et al. DI-SSD: Desymmetrized interconnection architecture and dynamic timing calibration for solid-state drives
US20110191735A1 (en) Semiconductor verification apparatus, method and program
US20240303192A1 (en) Failure detection of power loss protection using light core dump in data storage device
CN103187101A (zh) 一种用于dram修复测试的数据压缩输出方法

Legal Events

Date Code Title Description
B06F Objections, documents and/or translations needed after an examination request according [chapter 6.6 patent gazette]
B06U Preliminary requirement: requests with searches performed by other patent offices: procedure suspended [chapter 6.21 patent gazette]
B11B Dismissal acc. art. 36, par 1 of ipl - no reply within 90 days to fullfil the necessary requirements
B350 Update of information on the portal [chapter 15.35 patent gazette]