BE888756A - INTEGRATED CIRCUIT BOX HAVING A MULTIPLICITY OF PINS FOR PROVIDING EXTERNAL ELECTRICAL CONNECTIONS - Google Patents

INTEGRATED CIRCUIT BOX HAVING A MULTIPLICITY OF PINS FOR PROVIDING EXTERNAL ELECTRICAL CONNECTIONS

Info

Publication number
BE888756A
BE888756A BE0/204752A BE204752A BE888756A BE 888756 A BE888756 A BE 888756A BE 0/204752 A BE0/204752 A BE 0/204752A BE 204752 A BE204752 A BE 204752A BE 888756 A BE888756 A BE 888756A
Authority
BE
Belgium
Prior art keywords
multiplicity
pins
integrated circuit
electrical connections
external electrical
Prior art date
Application number
BE0/204752A
Other languages
French (fr)
Inventor
R Zakhariya
Original Assignee
Ncr Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ncr Corp filed Critical Ncr Corp
Publication of BE888756A publication Critical patent/BE888756A/en

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K7/00Constructional details common to different types of electric apparatus
    • H05K7/02Arrangements of circuit components or wiring on supporting structure
    • H05K7/10Plug-in assemblages of components, e.g. IC sockets
    • H05K7/1015Plug-in assemblages of components, e.g. IC sockets having exterior leads
    • H05K7/103Plug-in assemblages of components, e.g. IC sockets having exterior leads co-operating by sliding, e.g. DIP carriers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/02Containers; Seals
    • H01L23/04Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
    • H01L23/053Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body
    • H01L23/057Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body the leads being parallel to the base
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49534Multi-layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/49105Connecting at different heights
    • H01L2224/49109Connecting at different heights outside the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01074Tungsten [W]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/1615Shape
    • H01L2924/16195Flat cap [not enclosing an internal cavity]
BE0/204752A 1980-05-12 1981-05-11 INTEGRATED CIRCUIT BOX HAVING A MULTIPLICITY OF PINS FOR PROVIDING EXTERNAL ELECTRICAL CONNECTIONS BE888756A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US14861380A 1980-05-12 1980-05-12

Publications (1)

Publication Number Publication Date
BE888756A true BE888756A (en) 1981-08-28

Family

ID=22526542

Family Applications (1)

Application Number Title Priority Date Filing Date
BE0/204752A BE888756A (en) 1980-05-12 1981-05-11 INTEGRATED CIRCUIT BOX HAVING A MULTIPLICITY OF PINS FOR PROVIDING EXTERNAL ELECTRICAL CONNECTIONS

Country Status (4)

Country Link
EP (1) EP0051666A1 (en)
BE (1) BE888756A (en)
WO (1) WO1981003396A1 (en)
ZA (1) ZA812893B (en)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58159360A (en) * 1982-03-17 1983-09-21 Fujitsu Ltd Semiconductor device
DE3581576D1 (en) * 1984-03-22 1991-03-07 Sgs Thomson Microelectronics LADDER WITH IMPEDANCE ADJUSTMENT.
US4796078A (en) * 1987-06-15 1989-01-03 International Business Machines Corporation Peripheral/area wire bonding technique
JP2507476B2 (en) * 1987-09-28 1996-06-12 株式会社東芝 Semiconductor integrated circuit device
US5701086A (en) * 1993-10-26 1997-12-23 Hewlett-Packard Company Connecting test equipment to adjacent legs of an IC or the like by interdigitating conductive wedges with the legs
US6815959B2 (en) * 2001-04-09 2004-11-09 Kla-Tencor Technologies Corp. Systems and methods for measuring properties of conductive layers
JP6330765B2 (en) * 2015-09-11 2018-05-30 トヨタ自動車株式会社 Wire connection method and terminals

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3368114A (en) * 1965-07-06 1968-02-06 Radiation Inc Microelectronic circuit packages with improved connection structure
JPS4826069B1 (en) * 1968-03-04 1973-08-04
JPS54132166A (en) * 1978-04-05 1979-10-13 Nec Corp Socket for semiconductor device

Also Published As

Publication number Publication date
ZA812893B (en) 1982-05-26
WO1981003396A1 (en) 1981-11-26
EP0051666A1 (en) 1982-05-19

Similar Documents

Publication Publication Date Title
DE3474247D1 (en) A method of fabricating an electrical interconnection structure for an integrated circuit module
DE3170112D1 (en) Semiconductor integrated circuit device having a high tolerance of abnormal high input voltages
FR2526180B1 (en) DIGITAL CIRCUIT FOR CONTROLLING THE PROGRESSIVE START-UP OF ELECTRIC TISSUE STIMULATORS
DE3375963D1 (en) Method of positioning an electric contact hole between two interconnection lines of an integrated circuit
BE888756A (en) INTEGRATED CIRCUIT BOX HAVING A MULTIPLICITY OF PINS FOR PROVIDING EXTERNAL ELECTRICAL CONNECTIONS
FR2561057B1 (en) CLOSABLE ENCLOSURE ENCLOSURE FOR ELECTRICAL CONDUCTORS
EP0046215A3 (en) Circuit for testing cells of an integrated semiconductor programmable memory
EP0057351A3 (en) Circuit for delay normalisation of interconnected semiconductor circuits
ZA844871B (en) Miniature electrical terminal for low energy electronic circuits
ES526684A0 (en) METHOD FOR ELECTRICAL CONNECTIONS OF A SEMICONDUCTOR WITH AN EXTERNAL ELECTRICAL CIRCUIT.
FR2550002B1 (en) CONTACT GROUP FOR ELECTRICAL APPLIANCES
BE896632A (en) CONNECTIONS FOR ELECTRICAL CABLES AND THEIR PRODUCTION
DE3379094D1 (en) Wave generation circuit for an inverter
FR2529386B1 (en) ELECTRONIC CIRCUIT BOX HAVING A CAPACITOR
IL65455A0 (en) Manufacture of electrical circuits
FR2344129A1 (en) SEMICONDUCTOR COMPONENT CONTAINING ELECTRICAL CONTACTS AND PROCEDURE FOR THE MANUFACTURING OF SUCH CONTACTS
DE3361968D1 (en) Method of positioning interconnecting lines at an electrical contact hole of an integrated circuit
FR2587575B1 (en) PROCESS FOR THE MANUFACTURE OF ELECTRICAL CIRCUIT SUPPORTS
GB2154061B (en) Methods of manufacturing semiconductor circuit devices
GB8304797D0 (en) Testing continuity of electrical circuit
BE892496A (en) SUPPLY CIRCUIT FOR AN ELECTRONIC DEVICE SUBJECT TO HIGH ELECTRICAL POTENTIAL
DE3367688D1 (en) Logic regulation circuit for an electronic timepiece
FR2532472B1 (en) METHOD FOR MANUFACTURING ELECTRICAL CONNECTIONS FOR HYBRID CIRCUIT AND HYBRID CIRCUIT COMPRISING SUCH CONNECTIONS
FR2578108B1 (en) ELECTRICAL CIRCUIT ASSEMBLIES
MY8600563A (en) Mmethod of fabricating semiconductor integrated circuit devices