BE721962A - - Google Patents

Info

Publication number
BE721962A
BE721962A BE721962DA BE721962A BE 721962 A BE721962 A BE 721962A BE 721962D A BE721962D A BE 721962DA BE 721962 A BE721962 A BE 721962A
Authority
BE
Belgium
Application number
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Publication of BE721962A publication Critical patent/BE721962A/xx

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
    • G06F12/0284—Multiple user address space allocation, e.g. using different base addresses

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Memory System (AREA)
  • Hardware Redundancy (AREA)
  • Storage Device Security (AREA)
BE721962D 1967-10-11 1968-10-07 BE721962A (xx)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US67445167A 1967-10-11 1967-10-11

Publications (1)

Publication Number Publication Date
BE721962A true BE721962A (xx) 1969-03-14

Family

ID=24706652

Family Applications (1)

Application Number Title Priority Date Filing Date
BE721962D BE721962A (xx) 1967-10-11 1968-10-07

Country Status (6)

Country Link
US (1) US3555513A (xx)
JP (1) JPS4935574B1 (xx)
BE (1) BE721962A (xx)
DE (1) DE1801620B2 (xx)
FR (1) FR1589018A (xx)
GB (1) GB1200564A (xx)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IT976393B (it) * 1972-03-31 1974-08-20 Ibm Sistema multielaboratore perfezionato
US3891972A (en) * 1972-06-09 1975-06-24 Hewlett Packard Co Synchronous sequential controller for logic outputs
USRE31318E (en) 1973-09-10 1983-07-19 Computer Automation, Inc. Automatic modular memory address allocation system
US4025903A (en) 1973-09-10 1977-05-24 Computer Automation, Inc. Automatic modular memory address allocation system
JPS586973B2 (ja) * 1975-02-20 1983-02-07 パナフアコム カブシキガイシヤ メモリコテイバンチアクセスセイギヨホウシキ
US4212057A (en) * 1976-04-22 1980-07-08 General Electric Company Shared memory multi-microprocessor computer system
JPS6013501B2 (ja) * 1978-09-18 1985-04-08 富士通株式会社 仮想計算機システムにおけるチヤネルアドレス制御方式
US4228503A (en) * 1978-10-02 1980-10-14 Sperry Corporation Multiplexed directory for dedicated cache memory system
JPS55105763A (en) * 1979-02-05 1980-08-13 Fanuc Ltd Address instruction system
DE2914665C2 (de) * 1979-04-11 1986-04-17 Standard Elektrik Lorenz Ag, 7000 Stuttgart Fernmeldesystem, insbesondere Bildschirmtext-System, sowie teilzentraler und dezentraler Schaltungsbaustein für dieses System
US4325116A (en) * 1979-08-21 1982-04-13 International Business Machines Corporation Parallel storage access by multiprocessors
US4354225A (en) * 1979-10-11 1982-10-12 Nanodata Computer Corporation Intelligent main store for data processing systems
IT1142074B (it) * 1981-11-24 1986-10-08 Honeywell Inf Systems Sistema di elaborazione dati con allocazione automatica dell'indirizzo in una memoria modulare
US4545016A (en) * 1983-01-07 1985-10-01 Tandy Corporation Memory management system
DE3300699C2 (de) * 1983-01-11 1985-12-19 Nixdorf Computer Ag, 4790 Paderborn Schaltungsanordnung zum Adressieren der jeweils ein Adreßvolumen aufweisenden Speicher mehrerer datenverarbeitender Einrichtungen in einem Mehrprozessorsystem mit Systembus
IT1184013B (it) * 1985-12-13 1987-10-22 Elsag Memoria ad elevata capacita accessibile a diverse agenti
US4882700A (en) * 1988-06-08 1989-11-21 Micron Technology, Inc. Switched memory module
US5123045A (en) * 1989-08-18 1992-06-16 Massachusetts Institute Of Technology Comprehensive software protection system
AU645337B2 (en) * 1990-06-07 1994-01-13 Lg Electronics Inc. Method and apparatus for managing page zero memory accesses in a multi processor system

Also Published As

Publication number Publication date
FR1589018A (xx) 1970-03-16
DE1801620B2 (de) 1972-12-14
GB1200564A (en) 1970-07-29
DE1801620A1 (de) 1969-04-30
JPS4935574B1 (xx) 1974-09-24
US3555513A (en) 1971-01-12

Similar Documents

Publication Publication Date Title
AU425114B2 (xx)
FR1589018A (xx)
AT298283B (xx)
AU416737B2 (xx)
AU342066A (xx)
AU2277767A (xx)
AU610966A (xx)
AU1273466A (xx)
AU2256867A (xx)
AU2116667A (xx)
AU2528767A (xx)
AU3189468A (xx)
AU3151267A (xx)
AU2454867A (xx)
AU2977667A (xx)
AU34866A (xx)
BE483855A (xx)
AU3054676A (xx)
BE692375A (xx)
AU2406369A (xx)
AU23366A (xx)
AU408412B2 (xx)
AU1868267A (xx)
AU1763766A (xx)
AU459699A (xx)

Legal Events

Date Code Title Description
RE Patent lapsed

Owner name: BURROUGHS CORP.

Effective date: 19841007