AU618425B2 - Pipelined floating-point load instruction for microprocessor - Google Patents

Pipelined floating-point load instruction for microprocessor

Info

Publication number
AU618425B2
AU618425B2 AU45618/89A AU4561889A AU618425B2 AU 618425 B2 AU618425 B2 AU 618425B2 AU 45618/89 A AU45618/89 A AU 45618/89A AU 4561889 A AU4561889 A AU 4561889A AU 618425 B2 AU618425 B2 AU 618425B2
Authority
AU
Australia
Prior art keywords
microprocessor
load instruction
point load
pipelined floating
pipelined
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
AU45618/89A
Other languages
English (en)
Other versions
AU4561889A (en
Inventor
Leslie D. Kohn
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of AU4561889A publication Critical patent/AU4561889A/en
Application granted granted Critical
Publication of AU618425B2 publication Critical patent/AU618425B2/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
    • G06F9/30043—LOAD or STORE instructions; Clear instruction
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0888—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using selective caching, e.g. bypass
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8053—Vector processors
    • G06F15/8061—Details on data memory access
    • G06F15/8069—Details on data memory access using a cache
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3824—Operand accessing
    • G06F9/383—Operand prefetching
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline or look ahead using instruction pipelines
    • G06F9/3875—Pipelining a single stage, e.g. superpipelining

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • Advance Control (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
AU45618/89A 1989-02-10 1989-11-28 Pipelined floating-point load instruction for microprocessor Ceased AU618425B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US30942989A 1989-02-10 1989-02-10
US309429 2002-12-04

Publications (2)

Publication Number Publication Date
AU4561889A AU4561889A (en) 1990-08-16
AU618425B2 true AU618425B2 (en) 1991-12-19

Family

ID=23198201

Family Applications (1)

Application Number Title Priority Date Filing Date
AU45618/89A Ceased AU618425B2 (en) 1989-02-10 1989-11-28 Pipelined floating-point load instruction for microprocessor

Country Status (6)

Country Link
JP (1) JPH02242429A (ja)
AU (1) AU618425B2 (ja)
CA (1) CA2009744C (ja)
DE (1) DE4001165C2 (ja)
FR (1) FR2643166A1 (ja)
GB (1) GB2228116B (ja)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5438669A (en) * 1991-11-20 1995-08-01 Hitachi, Ltd. Data processor with improved loop handling utilizing improved register allocation
US5673407A (en) * 1994-03-08 1997-09-30 Texas Instruments Incorporated Data processor having capability to perform both floating point operations and memory access in response to a single instruction
US6643765B1 (en) 1995-08-16 2003-11-04 Microunity Systems Engineering, Inc. Programmable processor with group floating point operations
US6275904B1 (en) * 1998-03-31 2001-08-14 Intel Corporation Cache pollution avoidance instructions
US7454585B2 (en) 2005-12-22 2008-11-18 International Business Machines Corporation Efficient and flexible memory copy operation
US7506132B2 (en) 2005-12-22 2009-03-17 International Business Machines Corporation Validity of address ranges used in semi-synchronous memory copy operations
US7484062B2 (en) * 2005-12-22 2009-01-27 International Business Machines Corporation Cache injection semi-synchronous memory copy operation

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4075686A (en) * 1976-12-30 1978-02-21 Honeywell Information Systems Inc. Input/output cache system including bypass capability
JPS6069746A (ja) * 1983-09-26 1985-04-20 Fujitsu Ltd ベクトル・デ−タ処理装置の制御方式
US4600986A (en) * 1984-04-02 1986-07-15 Sperry Corporation Pipelined split stack with high performance interleaved decode
JPS61160142A (ja) * 1984-12-29 1986-07-19 Hitachi Ltd デ−タ処理装置
US4873630A (en) * 1985-07-31 1989-10-10 Unisys Corporation Scientific processor to support a host processor referencing common memory
US4722049A (en) * 1985-10-11 1988-01-26 Unisys Corporation Apparatus for out-of-order program execution
JPS62115571A (ja) * 1985-11-15 1987-05-27 Fujitsu Ltd ベクトルアクセス制御方式
JPS63157235A (ja) * 1986-12-12 1988-06-30 インターナシヨナル・ビジネス・マシーンズ・コーポレーシヨン コンピユータ・システムの制御装置

Also Published As

Publication number Publication date
DE4001165C2 (de) 1999-01-21
JPH02242429A (ja) 1990-09-26
CA2009744C (en) 2005-06-28
DE4001165A1 (de) 1990-08-16
FR2643166A1 (fr) 1990-08-17
GB8925453D0 (en) 1989-12-28
AU4561889A (en) 1990-08-16
CA2009744A1 (en) 1990-08-10
GB2228116B (en) 1993-05-26
GB2228116A (en) 1990-08-15
FR2643166B1 (ja) 1995-03-17

Similar Documents

Publication Publication Date Title
AU3408389A (en) Photoinitiator dispersions
PL304881A1 (en) Turbocompressor
EP0432774A3 (en) Processor architecture with decoupled instruction fetching
GB9317120D0 (en) Human serum amyloid p component
AU5223590A (en) Polyester reinforced rubber
AU601847B2 (en) Reduced instruction set computer (risc) type microprocessor
GB9311584D0 (en) Turbo-charger
AU5361990A (en) Portable microcomputer
AU4507396A (en) Microprocessor with compare operation of composite operands
AU5241890A (en) Pallets
GB9202771D0 (en) Load indicating fasteners
DE69417575D1 (en) Boot
GB2216489B (en) Load unitizer
AU4337189A (en) Load mechanism for exercise devices
AU618425B2 (en) Pipelined floating-point load instruction for microprocessor
GB8904995D0 (en) Auxiliary computer drive arrangement
GB2235221B (en) Shearhead reinforcement
AU7943494A (en) Improvements relating to conveyors
HRP931533B1 (en) Combined shaft coupling - electromagnetic version
AU630697C (en) Multiple instruction issue computer architecture
GB9306244D0 (en) Reinforcement tendon
AU5515390A (en) Multiple instruction issue computer architecture
CA73261S (en) Boot
CA73262S (en) Boot
AU5226490A (en) Improvements in fastening cleats