AU3974599A - Method for switching between multiple system processors - Google Patents

Method for switching between multiple system processors

Info

Publication number
AU3974599A
AU3974599A AU39745/99A AU3974599A AU3974599A AU 3974599 A AU3974599 A AU 3974599A AU 39745/99 A AU39745/99 A AU 39745/99A AU 3974599 A AU3974599 A AU 3974599A AU 3974599 A AU3974599 A AU 3974599A
Authority
AU
Australia
Prior art keywords
switching
multiple system
system processors
processors
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU39745/99A
Other languages
English (en)
Inventor
Mark Lanus
Brent Mckay
Bruce Rosenkrantz
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Motorola Solutions Inc
Original Assignee
Motorola Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Motorola Inc filed Critical Motorola Inc
Publication of AU3974599A publication Critical patent/AU3974599A/en
Abandoned legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G06F11/2002—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where interconnections or communication control functionality are redundant
    • G06F11/2007—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where interconnections or communication control functionality are redundant using redundant communication media
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G06F11/202—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant
    • G06F11/2023—Failover techniques

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Hardware Redundancy (AREA)
  • Multi Processors (AREA)
AU39745/99A 1998-05-14 1999-05-07 Method for switching between multiple system processors Abandoned AU3974599A (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US09079091 1998-05-14
US09/079,091 US6138247A (en) 1998-05-14 1998-05-14 Method for switching between multiple system processors
PCT/US1999/009988 WO1999059065A1 (en) 1998-05-14 1999-05-07 Method for switching between multiple system processors

Publications (1)

Publication Number Publication Date
AU3974599A true AU3974599A (en) 1999-11-29

Family

ID=22148371

Family Applications (1)

Application Number Title Priority Date Filing Date
AU39745/99A Abandoned AU3974599A (en) 1998-05-14 1999-05-07 Method for switching between multiple system processors

Country Status (10)

Country Link
US (1) US6138247A (ja)
EP (1) EP1078317B1 (ja)
JP (1) JP2002514814A (ja)
KR (1) KR100610152B1 (ja)
CN (1) CN1300394A (ja)
AU (1) AU3974599A (ja)
CA (1) CA2332284A1 (ja)
DE (1) DE69909467T2 (ja)
DK (1) DK1078317T3 (ja)
WO (1) WO1999059065A1 (ja)

Families Citing this family (59)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6148414A (en) * 1998-09-24 2000-11-14 Seek Systems, Inc. Methods and systems for implementing shared disk array management functions
US7266706B2 (en) * 1999-03-03 2007-09-04 Yottayotta, Inc. Methods and systems for implementing shared disk array management functions
US6510529B1 (en) * 1999-09-15 2003-01-21 I-Bus Standby SBC backplate
US6618783B1 (en) * 1999-10-29 2003-09-09 Hewlett-Packard Development Company, L.P. Method and system for managing a PCI bus coupled to another system
US7213167B1 (en) * 2000-01-18 2007-05-01 Verso Technologies, Inc. Redundant state machines in network elements
EP1301865A4 (en) * 2000-03-22 2009-04-01 Yotta Yotta Inc METHOD AND SYSTEM FOR PROVIDING MULTIMEDIA INFORMATION ON DEMAND THROUGH LONG DISTANCE NETWORKS
US6725317B1 (en) * 2000-04-29 2004-04-20 Hewlett-Packard Development Company, L.P. System and method for managing a computer system having a plurality of partitions
US6708285B2 (en) * 2001-03-15 2004-03-16 Hewlett-Packard Development Company, L.P. Redundant controller data storage system having system and method for handling controller resets
US6950893B2 (en) * 2001-03-22 2005-09-27 I-Bus Corporation Hybrid switching architecture
US6456498B1 (en) 2001-08-07 2002-09-24 Hewlett-Packard Co. CompactPCI-based computer system with mid-plane connector for equivalent front and back loading
US7263620B2 (en) * 2001-08-07 2007-08-28 Hewlett-Packard Development Company, L.P. System and method for graceful shutdown of host processor cards in a server system
US6968470B2 (en) 2001-08-07 2005-11-22 Hewlett-Packard Development Company, L.P. System and method for power management in a server system
US7685348B2 (en) * 2001-08-07 2010-03-23 Hewlett-Packard Development Company, L.P. Dedicated server management card with hot swap functionality
US7103761B2 (en) * 2001-08-07 2006-09-05 Hewlett-Packard Development Company, Lp. Server system with multiple management user interfaces
US6724635B2 (en) * 2001-08-07 2004-04-20 Hewlett-Packard Development Company, L.P. LCD panel for a server system
US7103654B2 (en) * 2001-08-07 2006-09-05 Hewlett-Packard Development Company, L.P. Server system with segregated management LAN and payload LAN
US7395323B2 (en) * 2001-08-07 2008-07-01 Hewlett-Packard Development Company, L.P. System and method for providing network address information in a server system
US20030065861A1 (en) * 2001-09-28 2003-04-03 Clark Clyde S. Dual system masters
KR20030035316A (ko) * 2001-10-31 2003-05-09 엘지전자 주식회사 핫 스왑을 위한 메인 프로세싱 회로 데이터 보드의 구조
KR100405598B1 (ko) * 2001-12-29 2003-11-14 엘지전자 주식회사 컴팩트 피씨아이 시스템에서의 보드 이중화 구조
JP4219602B2 (ja) * 2002-03-01 2009-02-04 株式会社日立製作所 記憶制御装置および記憶制御装置の制御方法
US6931568B2 (en) * 2002-03-29 2005-08-16 International Business Machines Corporation Fail-over control in a computer system having redundant service processors
US20040059862A1 (en) * 2002-09-24 2004-03-25 I-Bus Corporation Method and apparatus for providing redundant bus control
US8051210B2 (en) * 2002-10-15 2011-11-01 Hewlett-Packard Development Company, L.P. Server with LAN switch that connects ports based on connection information received from first and second LANs
US7228345B2 (en) * 2002-10-15 2007-06-05 Hewlett-Packard Development Company, L.P. Server with LAN switch that connects ports based on boot progress information
US7206963B2 (en) * 2003-06-12 2007-04-17 Sun Microsystems, Inc. System and method for providing switch redundancy between two server systems
US7251746B2 (en) * 2004-01-21 2007-07-31 International Business Machines Corporation Autonomous fail-over to hot-spare processor using SMI
US7480736B2 (en) * 2004-04-12 2009-01-20 Emerson Network Power - Embedded Computing, Inc. Method of discovering and operating a payload node
KR20070062567A (ko) * 2004-10-25 2007-06-15 로베르트 보쉬 게엠베하 적어도 2개의 처리 유닛들을 갖는 컴퓨터 시스템에서 모드전환 및 신호 비교를 위한 방법 및 장치
US7493477B2 (en) * 2006-06-30 2009-02-17 Intel Corporation Method and apparatus for disabling a processor core based on a number of executions of an application exceeding a threshold
CN1909559B (zh) * 2006-08-30 2010-04-14 杭州华三通信技术有限公司 基于快速外围组件互连的接口板及其切换主控板的方法
US8959307B1 (en) 2007-11-16 2015-02-17 Bitmicro Networks, Inc. Reduced latency memory read transactions in storage devices
US8665601B1 (en) 2009-09-04 2014-03-04 Bitmicro Networks, Inc. Solid state drive with improved enclosure assembly
US8447908B2 (en) 2009-09-07 2013-05-21 Bitmicro Networks, Inc. Multilevel memory bus system for solid-state mass storage
US8560804B2 (en) 2009-09-14 2013-10-15 Bitmicro Networks, Inc. Reducing erase cycles in an electronic storage device that uses at least one erase-limited memory device
TW201142608A (en) * 2010-05-31 2011-12-01 Hon Hai Prec Ind Co Ltd Multiple processors based system and method for controlling PCI-E slots
US9372755B1 (en) 2011-10-05 2016-06-21 Bitmicro Networks, Inc. Adaptive power cycle sequences for data recovery
US9043669B1 (en) 2012-05-18 2015-05-26 Bitmicro Networks, Inc. Distributed ECC engine for storage media
US9423457B2 (en) 2013-03-14 2016-08-23 Bitmicro Networks, Inc. Self-test solution for delay locked loops
US10489318B1 (en) 2013-03-15 2019-11-26 Bitmicro Networks, Inc. Scatter-gather approach for parallel data transfer in a mass storage system
US9672178B1 (en) 2013-03-15 2017-06-06 Bitmicro Networks, Inc. Bit-mapped DMA transfer with dependency table configured to monitor status so that a processor is not rendered as a bottleneck in a system
US9934045B1 (en) 2013-03-15 2018-04-03 Bitmicro Networks, Inc. Embedded system boot from a storage device
US9875205B1 (en) 2013-03-15 2018-01-23 Bitmicro Networks, Inc. Network of memory systems
US9430386B2 (en) 2013-03-15 2016-08-30 Bitmicro Networks, Inc. Multi-leveled cache management in a hybrid storage system
US9858084B2 (en) 2013-03-15 2018-01-02 Bitmicro Networks, Inc. Copying of power-on reset sequencer descriptor from nonvolatile memory to random access memory
US9916213B1 (en) 2013-03-15 2018-03-13 Bitmicro Networks, Inc. Bus arbitration with routing and failover mechanism
US9798688B1 (en) * 2013-03-15 2017-10-24 Bitmicro Networks, Inc. Bus arbitration with routing and failover mechanism
US9842024B1 (en) 2013-03-15 2017-12-12 Bitmicro Networks, Inc. Flash electronic disk with RAID controller
US9400617B2 (en) 2013-03-15 2016-07-26 Bitmicro Networks, Inc. Hardware-assisted DMA transfer with dependency table configured to permit-in parallel-data drain from cache without processor intervention when filled or drained
US9501436B1 (en) 2013-03-15 2016-11-22 Bitmicro Networks, Inc. Multi-level message passing descriptor
US10055150B1 (en) 2014-04-17 2018-08-21 Bitmicro Networks, Inc. Writing volatile scattered memory metadata to flash device
US10042792B1 (en) 2014-04-17 2018-08-07 Bitmicro Networks, Inc. Method for transferring and receiving frames across PCI express bus for SSD device
US10025736B1 (en) 2014-04-17 2018-07-17 Bitmicro Networks, Inc. Exchange message protocol message transmission between two devices
US9952991B1 (en) 2014-04-17 2018-04-24 Bitmicro Networks, Inc. Systematic method on queuing of descriptors for multiple flash intelligent DMA engine operation
US10078604B1 (en) 2014-04-17 2018-09-18 Bitmicro Networks, Inc. Interrupt coalescing
CN106776468B (zh) * 2016-12-23 2020-03-17 山东航天电子技术研究所 一种基于cpci总线的双冗余可重构星载计算机系统
US10552050B1 (en) 2017-04-07 2020-02-04 Bitmicro Llc Multi-dimensional computer storage system
WO2020135405A1 (zh) * 2018-12-24 2020-07-02 广州视源电子科技股份有限公司 智能平板
CN109739694A (zh) * 2019-01-03 2019-05-10 中国兵器装备集团自动化研究所 一种双机仲裁切换系统及方法

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3631086C2 (de) * 1986-09-12 1994-04-14 Telefonbau & Normalzeit Gmbh Schaltungsanordnung zur Fehlerbearbeitung in Mikroprozessorsystemen
US5434998A (en) * 1988-04-13 1995-07-18 Yokogawa Electric Corporation Dual computer system
GB2268817B (en) * 1992-07-17 1996-05-01 Integrated Micro Products Ltd A fault-tolerant computer system
JPH06187257A (ja) * 1992-12-17 1994-07-08 Fujitsu Ltd システムバス制御方式
US5838899A (en) * 1994-09-20 1998-11-17 Stratus Computer Digital data processing methods and apparatus for fault isolation
US5822512A (en) * 1995-05-19 1998-10-13 Compaq Computer Corporartion Switching control in a fault tolerant system
TW299404B (en) * 1995-11-02 1997-03-01 Ibm Adapter card slot isolation for hot plugging
US6032271A (en) * 1996-06-05 2000-02-29 Compaq Computer Corporation Method and apparatus for identifying faulty devices in a computer system
US5872939A (en) * 1996-06-05 1999-02-16 Compaq Computer Corporation Bus arbitration
US5991900A (en) * 1998-06-15 1999-11-23 Sun Microsystems, Inc. Bus controller

Also Published As

Publication number Publication date
DK1078317T3 (da) 2003-11-03
WO1999059065A1 (en) 1999-11-18
CN1300394A (zh) 2001-06-20
EP1078317A1 (en) 2001-02-28
KR100610152B1 (ko) 2006-08-09
KR20010042374A (ko) 2001-05-25
CA2332284A1 (en) 1999-11-18
EP1078317B1 (en) 2003-07-09
DE69909467T2 (de) 2004-02-26
JP2002514814A (ja) 2002-05-21
DE69909467D1 (de) 2003-08-14
US6138247A (en) 2000-10-24

Similar Documents

Publication Publication Date Title
AU3974599A (en) Method for switching between multiple system processors
AU3974799A (en) Method for switching between multiple system hosts
AU1435100A (en) An automated exchange system
AU2174700A (en) Brain-body actuated system
AU5236999A (en) System for processing clustered branch instructions
AU6017799A (en) Object location system
AU5698999A (en) Cam operating system
AU1951399A (en) Event time shifting for convergence system
AU6511499A (en) Server pool for clustered system
AU2019699A (en) System for preventing toilet overflows
AU3671599A (en) Packet-switch system
AU4820097A (en) Fail-over switching system
AU4086999A (en) Monitoring system
AU5903399A (en) Control system for bathers
AU1060600A (en) Identity system
AU4282899A (en) Location system
AU6538598A (en) Automated callback system
AU1437400A (en) Processing system scheduling
AU1304300A (en) Monitoring system
AU5115699A (en) Aerosol-container evacuating system
AU1230899A (en) Method for cleaning system components
AU6308699A (en) Cell-cap connection system
AU8007798A (en) Method for direction estimation
AU2452899A (en) Method for etching
AU6422398A (en) Cooling system

Legal Events

Date Code Title Description
MK6 Application lapsed section 142(2)(f)/reg. 8.3(3) - pct applic. not entering national phase