AU2001281273A1 - Method and apparatus for pipelining ordered input/output transactions in a cache coherent, multi-processor system - Google Patents

Method and apparatus for pipelining ordered input/output transactions in a cache coherent, multi-processor system

Info

Publication number
AU2001281273A1
AU2001281273A1 AU2001281273A AU8127301A AU2001281273A1 AU 2001281273 A1 AU2001281273 A1 AU 2001281273A1 AU 2001281273 A AU2001281273 A AU 2001281273A AU 8127301 A AU8127301 A AU 8127301A AU 2001281273 A1 AU2001281273 A1 AU 2001281273A1
Authority
AU
Australia
Prior art keywords
coherent
pipelining
distributed
processor system
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU2001281273A
Other languages
English (en)
Inventor
Kenneth Creta
Manoj Khare
Akhilesh Kumar
Lily Looi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of AU2001281273A1 publication Critical patent/AU2001281273A1/en
Abandoned legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0862—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with prefetch
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G06F12/0831—Cache consistency protocols using a bus scheme, e.g. with bus monitoring or watching means
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G06F12/0831—Cache consistency protocols using a bus scheme, e.g. with bus monitoring or watching means
    • G06F12/0835—Cache consistency protocols using a bus scheme, e.g. with bus monitoring or watching means for main memory peripheral accesses (e.g. I/O or DMA)
AU2001281273A 2000-08-21 2001-08-14 Method and apparatus for pipelining ordered input/output transactions in a cache coherent, multi-processor system Abandoned AU2001281273A1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US09/643,380 US7124252B1 (en) 2000-08-21 2000-08-21 Method and apparatus for pipelining ordered input/output transactions to coherent memory in a distributed memory, cache coherent, multi-processor system
US09/643,380 2000-08-21
PCT/US2001/025556 WO2002017086A2 (fr) 2000-08-21 2001-08-14 Procede et appareil pour le traitement en pipeline de transactions ordonnees d'entree-sortie sur une memoire coherente dans un systeme multiprocesseur a memoire distribuee coherent avec l'antememoire.

Publications (1)

Publication Number Publication Date
AU2001281273A1 true AU2001281273A1 (en) 2002-03-04

Family

ID=24580571

Family Applications (1)

Application Number Title Priority Date Filing Date
AU2001281273A Abandoned AU2001281273A1 (en) 2000-08-21 2001-08-14 Method and apparatus for pipelining ordered input/output transactions in a cache coherent, multi-processor system

Country Status (9)

Country Link
US (1) US7124252B1 (fr)
EP (1) EP1311956B1 (fr)
KR (1) KR20030024895A (fr)
CN (1) CN1297903C (fr)
AT (1) ATE526630T1 (fr)
AU (1) AU2001281273A1 (fr)
HK (1) HK1052774B (fr)
TW (1) TW542958B (fr)
WO (1) WO2002017086A2 (fr)

Families Citing this family (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040022022A1 (en) * 2002-08-02 2004-02-05 Voge Brendan A. Modular system customized by system backplane
US8185602B2 (en) 2002-11-05 2012-05-22 Newisys, Inc. Transaction processing using multiple protocol engines in systems having multiple multi-processor clusters
US6922756B2 (en) * 2002-12-19 2005-07-26 Intel Corporation Forward state for use in cache coherency in a multiprocessor system
US6993540B2 (en) * 2002-12-20 2006-01-31 Intel Corporation Prefetching memory objects into a shared cache during garbage collection with a three-finger Cheney scan in a multithreaded processing environment
US7120753B2 (en) * 2004-04-20 2006-10-10 International Business Machines Corporation System and method for dynamically adjusting read ahead values based upon memory usage
US7200718B2 (en) 2004-04-26 2007-04-03 Broadband Royalty Corporation Cache memory for a scalable information distribution system
US20060179173A1 (en) * 2005-02-02 2006-08-10 Bockhaus John W Method and system for cache utilization by prefetching for multiple DMA reads
US7840752B2 (en) * 2006-10-30 2010-11-23 Microsoft Corporation Dynamic database memory management policies
US7930459B2 (en) * 2007-09-28 2011-04-19 Intel Corporation Coherent input output device
US8200905B2 (en) * 2008-08-14 2012-06-12 International Business Machines Corporation Effective prefetching with multiple processors and threads
US8688893B2 (en) * 2009-06-23 2014-04-01 Intel Mobile Communications GmbH Memory device and memory interface
US8898287B2 (en) * 2010-02-24 2014-11-25 Salesforce.Com, Inc. System, method and computer program product for monitoring data activity utilizing a shared data store
CN102014163B (zh) * 2010-12-08 2013-06-05 云海创想信息技术（北京）有限公司 一种基于事务驱动的云存储测试方法及系统
US9690679B2 (en) 2011-10-31 2017-06-27 Hewlett Packard Enterprise Development Lp Transaction commitment and replication in a storage system
US9405545B2 (en) * 2011-12-30 2016-08-02 Intel Corporation Method and apparatus for cutting senior store latency using store prefetching
KR101598746B1 (ko) * 2012-10-22 2016-02-29 인텔 코포레이션 고성능 상호연결 물리 계층
US20140114928A1 (en) * 2012-10-22 2014-04-24 Robert Beers Coherence protocol tables
US8938561B2 (en) * 2013-01-10 2015-01-20 Skymedi Corporation Time-sharing buffer access system
US9569362B2 (en) * 2014-11-13 2017-02-14 Cavium, Inc. Programmable ordering and prefetch
US10013385B2 (en) 2014-11-13 2018-07-03 Cavium, Inc. Programmable validation of transaction requests
US10180796B2 (en) * 2015-10-16 2019-01-15 SK Hynix Inc. Memory system
KR20180082133A (ko) * 2017-01-10 2018-07-18 에스케이하이닉스 주식회사 멀티 플레인을 포함하는 비휘발성 메모리 장치
US10795820B2 (en) * 2017-02-08 2020-10-06 Arm Limited Read transaction tracker lifetimes in a coherent interconnect system
EP3835959A4 (fr) * 2018-08-24 2021-11-10 Huawei Technologies Co., Ltd. Procédé et dispositif de pré-extraction de données
US10877895B2 (en) * 2018-08-27 2020-12-29 Qualcomm Incorporated Method, apparatus, and system for prefetching exclusive cache coherence state for store instructions
US20230185715A1 (en) * 2021-12-13 2023-06-15 Relativity Oda Llc Queue optimization via predicitve caching in cloud computing

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6049847A (en) 1996-09-16 2000-04-11 Corollary, Inc. System and method for maintaining memory coherency in a computer system having multiple system buses
US5875349A (en) 1996-12-04 1999-02-23 Intersect Technologies, Inc. Method and arrangement for allowing a computer to communicate with a data storage device
US5809536A (en) 1996-12-09 1998-09-15 Intel Corporation, Inc. Method for reducing the number of coherency cycles within a directory-based cache coherency memory system uitilizing a memory state cache
US6085263A (en) 1997-10-24 2000-07-04 Compaq Computer Corp. Method and apparatus for employing commit-signals and prefetching to maintain inter-reference ordering in a high-performance I/O processor
US6058461A (en) * 1997-12-02 2000-05-02 Advanced Micro Devices, Inc. Computer system including priorities for memory operations and allowing a higher priority memory operation to interrupt a lower priority memory operation
US5948095A (en) * 1997-12-31 1999-09-07 Intel Corporation Method and apparatus for prefetching data in a computer system
US6581129B1 (en) * 1999-10-07 2003-06-17 International Business Machines Corporation Intelligent PCI/PCI-X host bridge
US6718454B1 (en) * 2000-04-29 2004-04-06 Hewlett-Packard Development Company, L.P. Systems and methods for prefetch operations to reduce latency associated with memory access

Also Published As

Publication number Publication date
CN1297903C (zh) 2007-01-31
ATE526630T1 (de) 2011-10-15
US7124252B1 (en) 2006-10-17
TW542958B (en) 2003-07-21
WO2002017086A3 (fr) 2002-11-07
CN1470019A (zh) 2004-01-21
KR20030024895A (ko) 2003-03-26
EP1311956B1 (fr) 2011-09-28
HK1052774B (zh) 2012-05-18
EP1311956A2 (fr) 2003-05-21
HK1052774A1 (en) 2003-09-26
WO2002017086A2 (fr) 2002-02-28

Similar Documents

Publication Publication Date Title
AU2001281273A1 (en) Method and apparatus for pipelining ordered input/output transactions in a cache coherent, multi-processor system
WO2002054230A3 (fr) Systeme et procede pour faire une lecture anticipee de donnees dans une antememoire sur la base d'une distance entre des erreurs de lecture
EP0738962A3 (fr) Unité de traitement avec pré-extraction spéculative aggressive d'instructions et de données
GB2358941A (en) Processing ordered data requests to a memory
WO2004055667A3 (fr) Lecture anticipee intelligente
EP1215584A3 (fr) Architecture de bus permettant un traitement en cascade plus efficace
DE69604391D1 (de) Zeitkohärentes cachesystem
WO2006044743A3 (fr) Procede et dispositif destines a lancer une prelecture de donnees uc au moyen d'un agent externe
EP1343076A3 (fr) Circuit intégré à fonctions multiples partageant des bus de signaux internes multiples en fonction des accès aux bus distribués et de l'arbitrage de commande
KR970012167A (ko) 데이터 프리페치 방법, 캐시 라인 프리페치 방법 및 시스템
IL169265A0 (en) Page descriptors for prefetching and memory management
WO2002046972A3 (fr) Procede et systeme permettant une preanalyse d'adaptation
GB2453079A (en) Apparatus and method of prefetching data
DE69613225T2 (de) Differenzierungskommunikationssystem
CA2062910A1 (fr) Strategie de reecriture optimale pour protocoles a base de repertoires servant a assurer la coherence des donnees en antememoire
TW200643792A (en) Method and apparatus for prefetching based on cache fill buffer hits
EP1460532A3 (fr) Unité pour préextraction de données dans un processeur d'ordinateur, et procédé correspondant
WO2004031964A3 (fr) Procede et dispositif permettant de reduire le temps de traitement dans un systeme de traitement de donnees au moyen d'une antemoire
TW200512650A (en) Store-induced instruction coherency mechanism
WO2004088461A3 (fr) Emulation locale de donnees de ram au moyen de materiel de memoire cache a ecriture immediate au sein d'un module cpu
EP0811937A3 (fr) Préextraction automatique de données dans un système d'ordinateur
GB2387697A (en) Method and apparatus for optimizing data streaming in a computer system utilizing random access memory in a system logic device
CA2126120C (fr) Systeme de traitement d'informations et sa methode de fonctionnement
WO2002010923A3 (fr) Procede et dispositif de prelecture de logiciels au moyen d'instructions de lecture non generatrices d'exception (non-faulting loads)
WO2002027498A3 (fr) Systeme et procede d'identification et de gestion de donnees en flux