AU2001236872A1 - Digital circuit implementation by means of parallel sequencers - Google Patents
Digital circuit implementation by means of parallel sequencersInfo
- Publication number
- AU2001236872A1 AU2001236872A1 AU2001236872A AU3687201A AU2001236872A1 AU 2001236872 A1 AU2001236872 A1 AU 2001236872A1 AU 2001236872 A AU2001236872 A AU 2001236872A AU 3687201 A AU3687201 A AU 3687201A AU 2001236872 A1 AU2001236872 A1 AU 2001236872A1
- Authority
- AU
- Australia
- Prior art keywords
- digital circuit
- circuit implementation
- parallel sequencers
- sequencers
- parallel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/32—Circuit design at the digital level
- G06F30/33—Design verification, e.g. functional simulation or model checking
- G06F30/3308—Design verification, e.g. functional simulation or model checking using simulation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
- G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/32—Circuit design at the digital level
- G06F30/33—Design verification, e.g. functional simulation or model checking
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- Computing Systems (AREA)
- Software Systems (AREA)
- Advance Control (AREA)
- Logic Circuits (AREA)
- Programmable Controllers (AREA)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/512,091 US6578133B1 (en) | 2000-02-24 | 2000-02-24 | MIMD array of single bit processors for processing logic equations in strict sequential order |
US09512091 | 2000-02-24 | ||
PCT/US2001/004334 WO2001063647A2 (en) | 2000-02-24 | 2001-02-09 | Digital circuit implementation by means of parallel sequencers |
Publications (1)
Publication Number | Publication Date |
---|---|
AU2001236872A1 true AU2001236872A1 (en) | 2001-09-03 |
Family
ID=24037631
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AU2001236872A Abandoned AU2001236872A1 (en) | 2000-02-24 | 2001-02-09 | Digital circuit implementation by means of parallel sequencers |
Country Status (6)
Country | Link |
---|---|
US (2) | US6578133B1 (en) |
EP (1) | EP1269337A4 (en) |
KR (1) | KR100759600B1 (en) |
CN (1) | CN1229741C (en) |
AU (1) | AU2001236872A1 (en) |
WO (1) | WO2001063647A2 (en) |
Families Citing this family (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040225865A1 (en) * | 1999-09-03 | 2004-11-11 | Cox Richard D. | Integrated database indexing system |
US6829695B1 (en) * | 1999-09-03 | 2004-12-07 | Nexql, L.L.C. | Enhanced boolean processor with parallel input |
JP3900485B2 (en) * | 2002-07-29 | 2007-04-04 | インターナショナル・ビジネス・マシーンズ・コーポレーション | Optimization device, compiler program, optimization method, and recording medium |
US7509246B1 (en) * | 2003-06-09 | 2009-03-24 | Altera Corporation | System level simulation models for hardware modules |
WO2006004710A2 (en) * | 2004-06-30 | 2006-01-12 | Coherent Logix Incorporated | Execution of hardware description language (hdl) programs |
JP4100379B2 (en) * | 2004-08-09 | 2008-06-11 | セイコーエプソン株式会社 | Electro-optical device and display method of electro-optical device |
US7080755B2 (en) * | 2004-09-13 | 2006-07-25 | Michael Handfield | Smart tray for dispensing medicaments |
US7418676B2 (en) * | 2005-01-19 | 2008-08-26 | Seiko Epson Corporation | Asynchronous circuit design tool and computer program product |
US7743233B2 (en) * | 2005-04-05 | 2010-06-22 | Intel Corporation | Sequencer address management |
CN100442224C (en) * | 2006-01-11 | 2008-12-10 | 大同股份有限公司 | Method for converting hardware component graph into hardware descriptive language |
CN100465884C (en) * | 2006-01-13 | 2009-03-04 | 大同股份有限公司 | Method for function converting higher language into hardware component picture |
JP5009979B2 (en) * | 2006-05-22 | 2012-08-29 | コーヒレント・ロジックス・インコーポレーテッド | ASIC design based on execution of software program in processing system |
US7823116B2 (en) * | 2006-07-17 | 2010-10-26 | Syncira Corporation | Hierarchical analog layout synthesis and optimization for integrated circuits |
US20080016476A1 (en) * | 2006-07-17 | 2008-01-17 | Shufan Chan | Hierarchical analog layout synthesis and optimization for integrated circuits |
US20090300570A1 (en) * | 2006-07-17 | 2009-12-03 | Syncira Corporation | Interactive hierarchical analog layout synthesis for integrated circuits |
US8145650B2 (en) * | 2006-08-18 | 2012-03-27 | Stanley Hyduke | Network of single-word processors for searching predefined data in transmission packets and databases |
KR100834412B1 (en) * | 2007-05-23 | 2008-06-04 | 한국전자통신연구원 | A parallel processor for efficient processing of mobile multimedia |
US20090145306A1 (en) | 2007-12-05 | 2009-06-11 | Sara Lee Corporation | System and method for manufacturing and processing a food product |
US8281274B1 (en) * | 2010-01-08 | 2012-10-02 | Altera Corporation | Method and apparatus for performing efficient incremental compilation |
US8880866B2 (en) | 2010-10-15 | 2014-11-04 | Coherent Logix, Incorporated | Method and system for disabling communication paths in a multiprocessor fabric by setting register values to disable the communication paths specified by a configuration |
CN102298516B (en) * | 2011-09-20 | 2013-11-20 | 北京航天自动控制研究所 | PLC (Programmable Logic Controller) ladder diagram hardware processor |
US9553590B1 (en) * | 2012-10-29 | 2017-01-24 | Altera Corporation | Configuring programmable integrated circuit device resources as processing elements |
US20150035876A1 (en) * | 2013-08-05 | 2015-02-05 | Brass Roots Technologies, LLC | Independent color stretch in color-sequential displays |
US11544203B2 (en) * | 2019-12-30 | 2023-01-03 | Micron Technology, Inc. | Sequencer chaining circuitry |
US11029920B1 (en) | 2020-10-21 | 2021-06-08 | Chariot Technologies Lab, Inc. | Execution of a conditional statement by an arithmetic and/or bitwise unit |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1445714A (en) * | 1973-04-13 | 1976-08-11 | Int Computers Ltd | Array processors |
US4380046A (en) * | 1979-05-21 | 1983-04-12 | Nasa | Massively parallel processor computer |
US4306286A (en) * | 1979-06-29 | 1981-12-15 | International Business Machines Corporation | Logic simulation machine |
GB2211638A (en) * | 1987-10-27 | 1989-07-05 | Ibm | Simd array processor |
US4914612A (en) * | 1988-03-31 | 1990-04-03 | International Business Machines Corporation | Massively distributed simulation engine |
CA2021192A1 (en) * | 1989-07-28 | 1991-01-29 | Malcolm A. Mumme | Simplified synchronous mesh processor |
US5802290A (en) * | 1992-07-29 | 1998-09-01 | Virtual Computer Corporation | Computer network of distributed virtual computers which are EAC reconfigurable in response to instruction to be executed |
US5511212A (en) * | 1993-06-10 | 1996-04-23 | Rockoff; Todd E. | Multi-clock SIMD computer and instruction-cache-enhancement thereof |
US5551013A (en) * | 1994-06-03 | 1996-08-27 | International Business Machines Corporation | Multiprocessor for hardware emulation |
US5615127A (en) * | 1994-11-30 | 1997-03-25 | International Business Machines Corporation | Parallel execution of a complex task partitioned into a plurality of entities |
-
2000
- 2000-02-24 US US09/512,091 patent/US6578133B1/en not_active Expired - Fee Related
-
2001
- 2001-02-09 EP EP01909082A patent/EP1269337A4/en not_active Withdrawn
- 2001-02-09 WO PCT/US2001/004334 patent/WO2001063647A2/en not_active Application Discontinuation
- 2001-02-09 KR KR1020027011102A patent/KR100759600B1/en not_active IP Right Cessation
- 2001-02-09 CN CNB018078346A patent/CN1229741C/en not_active Expired - Lifetime
- 2001-02-09 AU AU2001236872A patent/AU2001236872A1/en not_active Abandoned
-
2003
- 2003-01-23 US US10/350,480 patent/US6915410B2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
CN1229741C (en) | 2005-11-30 |
KR100759600B1 (en) | 2007-09-17 |
WO2001063647A3 (en) | 2001-12-20 |
US6915410B2 (en) | 2005-07-05 |
EP1269337A4 (en) | 2006-02-15 |
US20030149859A1 (en) | 2003-08-07 |
CN1422406A (en) | 2003-06-04 |
US6578133B1 (en) | 2003-06-10 |
WO2001063647A2 (en) | 2001-08-30 |
KR20020079906A (en) | 2002-10-19 |
EP1269337A2 (en) | 2003-01-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
AU2001236872A1 (en) | Digital circuit implementation by means of parallel sequencers | |
AU2001280765A1 (en) | Personal digital assistant facilitated communication system | |
AU2002322084A1 (en) | Digital entertainment solution | |
EP1089334B8 (en) | Ceramic circuit board | |
AU2002230971A1 (en) | Temperature compensated magnetic circuit | |
AU2002222178A1 (en) | Method of indexing entities | |
AUPR245601A0 (en) | An apparatus (WSM09) | |
AUPR245301A0 (en) | An apparatus (WSM06) | |
AU2003253229A1 (en) | Digital musical instrument system | |
AU2003272895A1 (en) | Booster circuit | |
AU2001264184A1 (en) | An invaginator apparatus | |
AU2705201A (en) | Ceramic structure | |
AU2002216558A1 (en) | Secure digital signing of data | |
AU2001297641A1 (en) | Interpolator for timing recovery circuit | |
AU2002258476A1 (en) | Print signal generation | |
AU2001290945A1 (en) | Digital system of adjusting delays on circuit boards | |
AU2001270307A1 (en) | Method of making teprenone | |
AUPR182400A0 (en) | An apparatus (ap27) | |
AU2001275841A1 (en) | Process for thick film circuit patterning | |
AUPR245401A0 (en) | An apparatus (WSM07) | |
AU2001238394A1 (en) | Uniform clock timing circuit | |
AU5911200A (en) | Circuit | |
AU2001262556A1 (en) | Provision of digital content | |
AU2001294258A1 (en) | Method of purifying plavastatin | |
AU2002227035A1 (en) | Methods of stabilizing fruit-concentrate powders |