AU2000268134A1 - A method and apparatus for accelerating signal equalization between a pair of signal lines - Google Patents
A method and apparatus for accelerating signal equalization between a pair of signal linesInfo
- Publication number
- AU2000268134A1 AU2000268134A1 AU2000268134A AU6813400A AU2000268134A1 AU 2000268134 A1 AU2000268134 A1 AU 2000268134A1 AU 2000268134 A AU2000268134 A AU 2000268134A AU 6813400 A AU6813400 A AU 6813400A AU 2000268134 A1 AU2000268134 A1 AU 2000268134A1
- Authority
- AU
- Australia
- Prior art keywords
- pair
- signal
- accelerating
- equalization
- signal lines
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/409—Read-write [R-W] circuits
- G11C11/4091—Sense or sense/refresh amplifiers, or associated sense circuitry, e.g. for coupled bit-line precharging, equalising or isolating
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/12—Bit line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, equalising circuits, for bit lines
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
- G11C2207/12—Equalization of bit lines
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Dram (AREA)
- Static Random-Access Memory (AREA)
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US21668000P | 2000-07-07 | 2000-07-07 | |
CA 2313951 CA2313951A1 (en) | 2000-07-07 | 2000-07-07 | Scheme for accelerating bit line equalization in a high speed dram architecture |
CA2313951 | 2000-07-07 | ||
US60216680 | 2000-07-07 | ||
PCT/CA2000/001008 WO2002005289A1 (en) | 2000-07-07 | 2000-08-31 | A method and apparatus for accelerating signal equalization between a pair of signal lines |
Publications (1)
Publication Number | Publication Date |
---|---|
AU2000268134A1 true AU2000268134A1 (en) | 2002-01-21 |
Family
ID=25681957
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AU2000268134A Abandoned AU2000268134A1 (en) | 2000-07-07 | 2000-08-31 | A method and apparatus for accelerating signal equalization between a pair of signal lines |
Country Status (7)
Country | Link |
---|---|
US (2) | US6785176B2 (en) |
KR (1) | KR20030037263A (en) |
CN (1) | CN1454385A (en) |
AU (1) | AU2000268134A1 (en) |
DE (1) | DE10085476T1 (en) |
GB (1) | GB2379546A (en) |
WO (1) | WO2002005289A1 (en) |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6928012B2 (en) * | 2002-09-27 | 2005-08-09 | Infineon Technologies Ag | Bitline equalization system for a DRAM integrated circuit |
JP4272592B2 (en) * | 2004-05-31 | 2009-06-03 | パナソニック株式会社 | Semiconductor integrated circuit |
US7218564B2 (en) * | 2004-07-16 | 2007-05-15 | Promos Technologies Inc. | Dual equalization devices for long data line pairs |
US7443747B2 (en) * | 2004-08-09 | 2008-10-28 | Integrated Device Technology, Inc. | Memory array bit line coupling capacitor cancellation |
KR100772700B1 (en) * | 2006-06-29 | 2007-11-02 | 주식회사 하이닉스반도체 | Memory device that have bitline equalizing unit in cell array, and method for locating bitline equalizing unit in cell array |
KR100761854B1 (en) * | 2006-08-08 | 2007-09-28 | 삼성전자주식회사 | Bit-line equalizer and semiconductor memory device comprising it, and method for manufacturing the bit-line equalizer |
US7800965B2 (en) * | 2008-03-10 | 2010-09-21 | Micron Technology, Inc. | Digit line equilibration using access devices at the edge of sub-arrays |
US9064555B2 (en) | 2012-11-26 | 2015-06-23 | Oracle International Corporation | Secondary bit line equalizer |
US10632756B2 (en) | 2016-07-19 | 2020-04-28 | Hewlett-Packard Development Company, L.P. | Fluid level sensors |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2685357B2 (en) * | 1990-12-14 | 1997-12-03 | 株式会社東芝 | Semiconductor memory device |
KR940007000B1 (en) * | 1991-05-24 | 1994-08-03 | 삼성전자 주식회사 | Semiconductor memory device with improved write operation |
JPH0575061A (en) * | 1991-09-13 | 1993-03-26 | Oki Electric Ind Co Ltd | Wiring structure of semiconductor storage device |
JP3072871B2 (en) * | 1992-03-19 | 2000-08-07 | 株式会社東芝 | Semiconductor memory device |
KR970011971B1 (en) * | 1992-03-30 | 1997-08-08 | 삼성전자 주식회사 | Bit line charging method of semiconductor memory device |
JPH0757466A (en) | 1993-08-12 | 1995-03-03 | Toshiba Corp | Semiconductor integrated circuit |
JPH07326192A (en) * | 1994-05-31 | 1995-12-12 | Toshiba Micro Comput Eng Corp | Semiconductor memory device |
US5673219A (en) * | 1996-03-21 | 1997-09-30 | Texas Instruments Incorporated | Apparatus and method for reducing leakage current in a dynamic random access memory |
US5717645A (en) * | 1997-02-07 | 1998-02-10 | Alliance Semiconductor Corporation | Random access memory with fast, compact sensing and selection architecture |
US5823446A (en) * | 1997-02-18 | 1998-10-20 | Awalbro Corporation | Fuel injector valve for liquified fuel |
KR100266750B1 (en) * | 1997-11-20 | 2000-09-15 | 윤종용 | High density semiconductor memory device capable of reducing row precharge time |
US6033945A (en) * | 1998-06-03 | 2000-03-07 | G-Link Technology | Multiple equilibration circuits for a single bit line |
KR100335493B1 (en) * | 1999-10-27 | 2002-05-04 | 윤종용 | Semiconductor memory device uniformiting sensing efficiency of data line sense amplifier |
US6307768B1 (en) * | 2000-12-28 | 2001-10-23 | Infineon Technologies Richmond, Lp | Bitline twist with equalizer function |
-
2000
- 2000-08-31 KR KR10-2003-7000243A patent/KR20030037263A/en not_active Application Discontinuation
- 2000-08-31 WO PCT/CA2000/001008 patent/WO2002005289A1/en active Search and Examination
- 2000-08-31 GB GB0230353A patent/GB2379546A/en not_active Withdrawn
- 2000-08-31 AU AU2000268134A patent/AU2000268134A1/en not_active Abandoned
- 2000-08-31 CN CN00819733A patent/CN1454385A/en active Pending
- 2000-08-31 DE DE10085476T patent/DE10085476T1/en not_active Withdrawn
-
2003
- 2003-01-06 US US10/336,851 patent/US6785176B2/en not_active Expired - Fee Related
-
2004
- 2004-05-28 US US10/855,410 patent/US20040264272A1/en not_active Abandoned
Also Published As
Publication number | Publication date |
---|---|
US6785176B2 (en) | 2004-08-31 |
CN1454385A (en) | 2003-11-05 |
GB0230353D0 (en) | 2003-02-05 |
US20040264272A1 (en) | 2004-12-30 |
WO2002005289A1 (en) | 2002-01-17 |
KR20030037263A (en) | 2003-05-12 |
US20030142567A1 (en) | 2003-07-31 |
DE10085476T1 (en) | 2003-12-11 |
GB2379546A (en) | 2003-03-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
AU2001251213A1 (en) | Method and apparatus for voice signal extraction | |
AUPR157300A0 (en) | An apparatus and method (bin03) | |
AU7460701A (en) | Data transmission apparatus and data transmission method | |
AUPR157600A0 (en) | An apparatus and method (bin04) | |
AU2001293349A1 (en) | Method and apparatus for a hearing aid coupling system | |
AU2001284579A1 (en) | Method and apparatus for plurality signal generation | |
AU1412100A (en) | Video/audio signal processing method and video/audio signal processing apparatus | |
AU2001255189A1 (en) | Apparatus and method for detecting very low frequency acoustic signals | |
AUPR157400A0 (en) | An apparatus and method (bin01) | |
AU2001235279A1 (en) | Method and apparatus for balanced electronic operations | |
AU2001255867A1 (en) | Method and apparatus for filtering signals utilizing a vibrating micromechanicalresonator | |
AU2001247257A1 (en) | Method and apparatus for data rate synchronization | |
GB0018859D0 (en) | Apparatus for and method of receiving a transmission signal | |
AU2001249888A1 (en) | Reduced bandwidth transmitter method and apparatus | |
AU4525899A (en) | Method and apparatus for processing sound | |
AU2001291204A1 (en) | Data synchronization method and apparatus | |
AU5074301A (en) | Burst communications method and apparatus | |
AU2001262978A1 (en) | Method and apparatus for interference reduction | |
AU5456900A (en) | Method and apparatus for switching signals of multiple different communication protocols | |
AU2000268134A1 (en) | A method and apparatus for accelerating signal equalization between a pair of signal lines | |
HK1032705A1 (en) | Method and apparatus for processing multi-chanel audio signals | |
AU2001239967A1 (en) | Apparatus and method for transmission of signals through a nonlinear medium | |
AU2943799A (en) | Telecommunications signal coupler apparatus and method | |
AU3681100A (en) | Apparatus and method for transmitting and receiving signals between different networks | |
AU2001247504A1 (en) | Signal communications system and method for noisy links |