ATE557347T1 - Parameterkopierverfahren und parameterkopiervorrichtung - Google Patents

Parameterkopierverfahren und parameterkopiervorrichtung

Info

Publication number
ATE557347T1
ATE557347T1 AT10152461T AT10152461T ATE557347T1 AT E557347 T1 ATE557347 T1 AT E557347T1 AT 10152461 T AT10152461 T AT 10152461T AT 10152461 T AT10152461 T AT 10152461T AT E557347 T1 ATE557347 T1 AT E557347T1
Authority
AT
Austria
Prior art keywords
cache
mpu
parameter copying
main memory
writing
Prior art date
Application number
AT10152461T
Other languages
English (en)
Inventor
Hideharu Yajima
Original Assignee
Yokogawa Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Yokogawa Electric Corp filed Critical Yokogawa Electric Corp
Application granted granted Critical
Publication of ATE557347T1 publication Critical patent/ATE557347T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1666—Error detection or correction of the data by redundancy in hardware where the redundant component is memory or memory area
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1658—Data re-synchronization of a redundant component, or initial sync of replacement, additional or spare unit
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G06F11/2053—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where persistent mass storage functionality or persistent mass storage control functionality is redundant
    • G06F11/2056—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where persistent mass storage functionality or persistent mass storage control functionality is redundant by mirroring
    • G06F11/2071—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where persistent mass storage functionality or persistent mass storage control functionality is redundant by mirroring using a plurality of controllers
    • G06F11/2076—Synchronous techniques

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Hardware Redundancy (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
AT10152461T 2009-02-04 2010-02-03 Parameterkopierverfahren und parameterkopiervorrichtung ATE557347T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2009023413 2009-02-04

Publications (1)

Publication Number Publication Date
ATE557347T1 true ATE557347T1 (de) 2012-05-15

Family

ID=42110993

Family Applications (1)

Application Number Title Priority Date Filing Date
AT10152461T ATE557347T1 (de) 2009-02-04 2010-02-03 Parameterkopierverfahren und parameterkopiervorrichtung

Country Status (4)

Country Link
US (1) US8392656B2 (de)
EP (1) EP2216720B1 (de)
JP (1) JP5522445B2 (de)
AT (1) ATE557347T1 (de)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5829392B2 (ja) * 2010-09-30 2015-12-09 三菱重工業株式会社 制御装置および原子力発電プラント制御システム
JP2012079184A (ja) * 2010-10-04 2012-04-19 Mitsubishi Heavy Ind Ltd 制御装置および原子力発電プラント制御システム
US8744634B2 (en) * 2010-11-19 2014-06-03 General Electric Company Safety instrumented system (SIS) for a turbine system
US9195403B2 (en) * 2012-09-12 2015-11-24 International Business Machines Corporation Replicating tracks from a first storage site to a second and third storage sites
US9952579B2 (en) * 2013-02-15 2018-04-24 Mitsubishi Electric Corporation Control device
CN113905097B (zh) * 2021-09-26 2022-07-05 合肥申威睿思信息科技有限公司 一种数据传输方法和装置

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6134645A (ja) * 1984-07-27 1986-02-18 Hitachi Ltd 二重化メモリ制御方式
JPS63231652A (ja) * 1987-03-20 1988-09-27 Fujitsu Ltd 制御システムにおけるメモリコピ−方式
JP2514208B2 (ja) * 1987-07-15 1996-07-10 富士通株式会社 ホットスタンドバイメモリ−コピ−方式
US5588110A (en) * 1995-05-23 1996-12-24 Symbios Logic Inc. Method for transferring data between two devices that insures data recovery in the event of a fault
US6279078B1 (en) * 1996-06-28 2001-08-21 Compaq Computer Corporation Apparatus and method for synchronizing a cache mode in a dual controller, dual cache memory system operating in a plurality of cache modes
JP4782406B2 (ja) 2004-11-16 2011-09-28 横河電機株式会社 ２重化システム
JP2007280313A (ja) * 2006-04-12 2007-10-25 Yokogawa Electric Corp 冗長化システム

Also Published As

Publication number Publication date
JP5522445B2 (ja) 2014-06-18
US20100199049A1 (en) 2010-08-05
US8392656B2 (en) 2013-03-05
EP2216720B1 (de) 2012-05-09
JP2010205261A (ja) 2010-09-16
EP2216720A1 (de) 2010-08-11

Similar Documents

Publication Publication Date Title
SG190955A1 (en) Transaction log recovery
ATE557347T1 (de) Parameterkopierverfahren und parameterkopiervorrichtung
MX2009007982A (es) Metodo y aparato de traduccion de direccion.
ATE521030T1 (de) Datenspeicheranordnung und datenspeicherverfahren
ATE535866T1 (de) Copyback-optimierung für ein speichersystem
JP2012198977A5 (ja) 半導体装置
ATE504920T1 (de) Systeme, verfahren und vorrichtungen zur verwendung desselben speichertyps zur unterstützung eines fehlerprüfungsmodus und nicht-fehlerprüfungsmodus
DK1899975T3 (da) Integreret kredsløb med adskilt forsyningsspænding til lager, som er forskelligt fra forsyningsspændingen af det logiske kredsløb
NO20052577D0 (no) Smart rammeverk for opptak og gjengivelse i brukergrensesnittet
WO2008132725A3 (en) A method for efficient storage of metadata in flash memory
FR2983622B1 (fr) Ecriture de donnees dans une memoire non volatile de carte a puce
TW200746155A (en) Semiconductor memory and method for testing the same
WO2014150505A3 (en) System and method of determining reading voltages of a data storage device
IN2014MU00845A (de)
TW200615753A (en) Hub, memory module, memory system and methods for reading and writing to the same
GB2571218A (en) Memory cell structure
PT2439680E (pt) Método e dispositivo para leitura e gravação de cartões de memória
ATE556374T1 (de) Nicht-dram-indikator und verfahren zum zugreifen auf nicht in einem dram-array gespeicherten daten
MY173161A (en) Information processing apparatus, information recording medium, information processing method, and program
FR2979443B1 (fr) Microcontroleur securise a base de mode
EP2947658A4 (de) Speichersteuerungsvorrichtung, wiedergabesteuerungsvorrichtung und aufzeichnungsmedium
TW200943307A (en) Data accessing method, controller and system using the same
BR112015031803A2 (pt) método de gravação de dados e sistema de memória
SG10201805554XA (en) Memory devices for performing multiple write operations and operating methods thereof
WO2015086847A3 (fr) Systeme et procede de gestion de l'usure d'une memoire electronique