ATE534074T1 - Kontextwechselbefehl für multithread-prozessor - Google Patents

Kontextwechselbefehl für multithread-prozessor

Info

Publication number
ATE534074T1
ATE534074T1 AT00959713T AT00959713T ATE534074T1 AT E534074 T1 ATE534074 T1 AT E534074T1 AT 00959713 T AT00959713 T AT 00959713T AT 00959713 T AT00959713 T AT 00959713T AT E534074 T1 ATE534074 T1 AT E534074T1
Authority
AT
Austria
Prior art keywords
memory
references
processor
change command
context
Prior art date
Application number
AT00959713T
Other languages
English (en)
Inventor
Gilbert Wolrich
Matthew Adiletta
William Wheeler
Debra Bernstein
Donald Hooper
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Application granted granted Critical
Publication of ATE534074T1 publication Critical patent/ATE534074T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30076—Arrangements for executing specific machine instructions to perform miscellaneous control operations, e.g. NOP
    • G06F9/3009—Thread control instructions
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3851—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution from multiple instruction streams, e.g. multistreaming

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multimedia (AREA)
  • Image Processing (AREA)
AT00959713T 1999-09-01 2000-08-31 Kontextwechselbefehl für multithread-prozessor ATE534074T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US15196199P 1999-09-01 1999-09-01
PCT/US2000/023995 WO2001016703A1 (en) 1999-09-01 2000-08-31 Instruction for multithreaded parallel processor

Publications (1)

Publication Number Publication Date
ATE534074T1 true ATE534074T1 (de) 2011-12-15

Family

ID=35788084

Family Applications (1)

Application Number Title Priority Date Filing Date
AT00959713T ATE534074T1 (de) 1999-09-01 2000-08-31 Kontextwechselbefehl für multithread-prozessor

Country Status (2)

Country Link
AT (1) ATE534074T1 (de)
WO (1) WO2001016703A1 (de)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7546444B1 (en) 1999-09-01 2009-06-09 Intel Corporation Register set used in multithreaded parallel processor architecture
HK1046565A1 (zh) 1999-09-01 2003-01-17 Intel Corporation 处理器的转移指令
US7191309B1 (en) 1999-09-01 2007-03-13 Intel Corporation Double shift instruction for micro engine used in multithreaded parallel processor architecture
US7020871B2 (en) 2000-12-21 2006-03-28 Intel Corporation Breakpoint method for parallel hardware threads in multithreaded processor
US6868476B2 (en) 2001-08-27 2005-03-15 Intel Corporation Software controlled content addressable memory in a general purpose execution datapath
US7216204B2 (en) 2001-08-27 2007-05-08 Intel Corporation Mechanism for providing early coherency detection to enable high performance memory updates in a latency sensitive multithreaded environment
US7225281B2 (en) 2001-08-27 2007-05-29 Intel Corporation Multiprocessor infrastructure for providing flexible bandwidth allocation via multiple instantiations of separate data buses, control buses and support mechanisms
US7487505B2 (en) 2001-08-27 2009-02-03 Intel Corporation Multithreaded microprocessor with register allocation based on number of active threads
US7610451B2 (en) 2002-01-25 2009-10-27 Intel Corporation Data transfer mechanism using unidirectional pull bus and push bus
US7437724B2 (en) 2002-04-03 2008-10-14 Intel Corporation Registers for data transfers
US7337275B2 (en) 2002-08-13 2008-02-26 Intel Corporation Free list and ring data structure management
US6941438B2 (en) 2003-01-10 2005-09-06 Intel Corporation Memory interleaving
US20050108711A1 (en) * 2003-11-13 2005-05-19 Infineon Technologies North America Corporation Machine instruction for enhanced control of multiple virtual processor systems
US9367321B2 (en) * 2007-03-14 2016-06-14 Xmos Limited Processor instruction set for controlling an event source to generate events used to schedule threads
US8185722B2 (en) * 2007-03-14 2012-05-22 XMOS Ltd. Processor instruction set for controlling threads to respond to events
DK3812900T3 (da) 2016-12-31 2024-02-12 Intel Corp Systemer, fremgangsmåder og apparater til heterogen beregning
CN113986585B (zh) * 2021-12-29 2022-04-01 深圳微品致远信息科技有限公司 报文处理方法、装置、计算机设备和存储介质

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5220669A (en) * 1988-02-10 1993-06-15 International Business Machines Corporation Linkage mechanism for program isolation
US5428779A (en) * 1992-11-09 1995-06-27 Seiko Epson Corporation System and method for supporting context switching within a multiprocessor system having functional blocks that generate state programs with coded register load instructions
US6061711A (en) * 1996-08-19 2000-05-09 Samsung Electronics, Inc. Efficient context saving and restoring in a multi-tasking computing system environment
US6470376B1 (en) 1997-03-04 2002-10-22 Matsushita Electric Industrial Co., Ltd Processor capable of efficiently executing many asynchronous event tasks
US5926646A (en) * 1997-09-11 1999-07-20 Advanced Micro Devices, Inc. Context-dependent memory-mapped registers for transparent expansion of a register file
US6115777A (en) * 1998-04-21 2000-09-05 Idea Corporation LOADRS instruction and asynchronous context switch
US6101599A (en) * 1998-06-29 2000-08-08 Cisco Technology, Inc. System for context switching between processing elements in a pipeline of processing elements

Also Published As

Publication number Publication date
WO2001016703A1 (en) 2001-03-08

Similar Documents

Publication Publication Date Title
DK1214661T3 (da) SDRAM kontroller for parallel processorarkitektur
ATE253238T1 (de) Parallele prozessorarchitektur
DE60011797D1 (de) Ausführung von mehreren fäden in einem parallelprozessor
ATE534074T1 (de) Kontextwechselbefehl für multithread-prozessor
AU4311601A (en) Thread signaling in multi-threaded network processor
TW486666B (en) Register set used in multithreaded parallel processor architecture
KR970002618A (ko) 프로세서
TW345650B (en) Single-instruction-multiple-data processing using multiple banks of vector registers
GB2606315A (en) Instruction-level context switch in SIMD processor
WO2000033185A3 (en) A multiple-thread processor for threaded software applications
NO924260D0 (no) System og fremgangsmaate for aa bevare kildeinstruksatomisitet i oversatt programkode
ATE167582T1 (de) Privatspeicher für fäden in einem multifaden digitalen datenverarbeitungssystem
KR920020315A (ko) 병렬프로세서
KR900012155A (ko) 데이타 처리 시스템
MY122682A (en) System and method for performing context switching and rescheduling of a processor
JPH10505444A (ja) 処理システム、プロセッサ、命令ストリーム格納用メモリ及びコンパイラ
ATE89676T1 (de) Schaltungsanordnung und steuerverfahren eines befehlspufferspeichers in einer datenverarbeitungsanlage.
JPH01199233A (ja) パイプライン処理における条件分岐制御方式
KR960016401B1 (ko) 레지스터 페이지 포인터를 이용한 레지스터 페이지간의 페이지 선택회로
JPS6247744A (ja) マイクロプログラム制御装置
KR940015818A (ko) 다중처리 시스템에서 프로세스 디스패치 방법
CN120631833A (zh) 存算一体芯片、指令调度方法及相关装置
DE50013924D1 (de) Prozessorsystem mit Speicher- oder Ladebebefehl mit Trenninformation
JPS61208129A (ja) 命令先読制御方式
JPS6242235A (ja) 仮想スタツク方式