ATE521032T1 - Computerbefehl mit befehlsabruf-steuerbit - Google Patents

Computerbefehl mit befehlsabruf-steuerbit

Info

Publication number
ATE521032T1
ATE521032T1 AT02737621T AT02737621T ATE521032T1 AT E521032 T1 ATE521032 T1 AT E521032T1 AT 02737621 T AT02737621 T AT 02737621T AT 02737621 T AT02737621 T AT 02737621T AT E521032 T1 ATE521032 T1 AT E521032T1
Authority
AT
Austria
Prior art keywords
command
memory
processing unit
control bit
computer
Prior art date
Application number
AT02737621T
Other languages
English (en)
Inventor
Jeroen Leijten
Original Assignee
Silicon Hive Bv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Silicon Hive Bv filed Critical Silicon Hive Bv
Application granted granted Critical
Publication of ATE521032T1 publication Critical patent/ATE521032T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
    • G06F9/30149—Instruction analysis, e.g. decoding, instruction word fields of variable length instructions
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/3017—Runtime instruction translation, e.g. macros
    • G06F9/30178—Runtime instruction translation, e.g. macros of compressed or encrypted instructions
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3802—Instruction prefetching
    • G06F9/3816—Instruction alignment, e.g. cache line crossing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3853—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution of compound instructions

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Executing Machine-Instructions (AREA)
  • Image Processing (AREA)
AT02737621T 2001-01-30 2002-01-04 Computerbefehl mit befehlsabruf-steuerbit ATE521032T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP01200333 2001-01-30
PCT/IB2002/000025 WO2002061574A1 (en) 2001-01-30 2002-01-04 Computer instruction with instruction fetch control bits

Publications (1)

Publication Number Publication Date
ATE521032T1 true ATE521032T1 (de) 2011-09-15

Family

ID=8179827

Family Applications (1)

Application Number Title Priority Date Filing Date
AT02737621T ATE521032T1 (de) 2001-01-30 2002-01-04 Computerbefehl mit befehlsabruf-steuerbit

Country Status (6)

Country Link
US (1) US7873813B2 (de)
EP (1) EP1358551B1 (de)
JP (1) JP3842218B2 (de)
KR (1) KR20030007480A (de)
AT (1) ATE521032T1 (de)
WO (1) WO2002061574A1 (de)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1387256B1 (de) * 2002-07-31 2018-11-21 Texas Instruments Incorporated Programmzähleranpassung basiert auf der Erkennung eines Befehlspräfixes
US7574583B2 (en) * 2002-09-24 2009-08-11 Silicon Hive B.V. Processing apparatus including dedicated issue slot for loading immediate value, and processing method therefor
US20080028189A1 (en) * 2004-05-27 2008-01-31 Koninklijke Philips Electronics N,V, A Corporation Microprocessor and Method of Instruction Alignment
AT501213B1 (de) * 2004-12-03 2006-10-15 On Demand Microelectronics Gmb Verfahren zum steuern der zyklischen zuführung von instruktionswörtern zu rechenelementen und datenverarbeitungseinrichtung mit einer solchen steuerung
JP2007226615A (ja) * 2006-02-24 2007-09-06 Matsushita Electric Ind Co Ltd 情報処理装置、圧縮プログラム生成方法及び情報処理システム
US9201655B2 (en) * 2008-03-19 2015-12-01 International Business Machines Corporation Method, computer program product, and hardware product for eliminating or reducing operand line crossing penalty
US9201652B2 (en) 2011-05-03 2015-12-01 Qualcomm Incorporated Methods and apparatus for storage and translation of entropy encoded software embedded within a memory hierarchy
US10120692B2 (en) 2011-07-28 2018-11-06 Qualcomm Incorporated Methods and apparatus for storage and translation of an entropy encoded instruction sequence to executable form
BR112014028947A2 (pt) * 2012-05-25 2017-06-27 Koninklijke Philips Nv método de configuração de um processador, dispositivo para configuração de um processador, processador, e produto de programa de computador
US20140244932A1 (en) * 2013-02-27 2014-08-28 Advanced Micro Devices, Inc. Method and apparatus for caching and indexing victim pre-decode information

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4437149A (en) 1980-11-17 1984-03-13 International Business Machines Corporation Cache memory architecture with decoding
EP0449369B1 (de) 1990-03-27 1998-07-29 Koninklijke Philips Electronics N.V. Datenverarbeitungssystem mit einem leistungsverbessernden Befehlscachespeicher
US5640526A (en) * 1994-12-21 1997-06-17 International Business Machines Corporation Superscaler instruction pipeline having boundary indentification logic for variable length instructions
EP0843848B1 (de) 1996-05-15 2004-04-07 Koninklijke Philips Electronics N.V. Vliw-prozessor zur verarbeitung eines komprimierten instruktionsformats
WO1998002798A1 (en) 1996-07-16 1998-01-22 Advanced Micro Devices, Inc. A superscalar microprocesser including a high speed instruction alignment unit
WO1998006042A1 (en) 1996-08-07 1998-02-12 Sun Microsystems, Inc. Wide instruction unpack method and apparatus
US5870576A (en) 1996-12-16 1999-02-09 Hewlett-Packard Company Method and apparatus for storing and expanding variable-length program instructions upon detection of a miss condition within an instruction cache containing pointers to compressed instructions for wide instruction word processor architectures
US5819058A (en) * 1997-02-28 1998-10-06 Vm Labs, Inc. Instruction compression and decompression system and method for a processor
US6134633A (en) * 1997-10-31 2000-10-17 U.S. Philips Corporation Prefetch management in cache memory
US6314509B1 (en) 1998-12-03 2001-11-06 Sun Microsystems, Inc. Efficient method for fetching instructions having a non-power of two size
US6546478B1 (en) * 1999-10-14 2003-04-08 Advanced Micro Devices, Inc. Line predictor entry with location pointers and control information for corresponding instructions in a cache line
US6684319B1 (en) * 2000-06-30 2004-01-27 Conexant Systems, Inc. System for efficient operation of a very long instruction word digital signal processor

Also Published As

Publication number Publication date
JP2004519028A (ja) 2004-06-24
US7873813B2 (en) 2011-01-18
EP1358551B1 (de) 2011-08-17
WO2002061574A1 (en) 2002-08-08
JP3842218B2 (ja) 2006-11-08
EP1358551A1 (de) 2003-11-05
US20020116598A1 (en) 2002-08-22
KR20030007480A (ko) 2003-01-23

Similar Documents

Publication Publication Date Title
ATE435457T1 (de) Speicherbefehlsverzögerungsausgleich in einer verketteten speichertopologie
US8140875B2 (en) Integrated circuit apparatus
DE60135871D1 (de) Plattensteuerung ausgestaltet zur nicht-sequentiellen ausführung von schreiboperationen
TW200702993A (en) Cache memory system and control method thereof
ATE484793T1 (de) Multithread eingebetteter prozessor mit ein- ausgabe fähigkeit
TW556093B (en) A data processing apparatus and method for saving return state
WO2005106625A3 (en) Selecting input/output devices to control power consumption of a computer system
ATE521032T1 (de) Computerbefehl mit befehlsabruf-steuerbit
DE602005014329D1 (de) Gemeinsame Cachespeicher-Verwaltung bei einer vielzahl virtueller Maschinen
DE60333483D1 (de) Seitendeskriptoren zur vorausholung und speicherverwaltung
CN104885032B (zh) 有快速功率浪涌检测和指令节流以提供低成本电源单元的计算系统和处理器
US11861367B2 (en) Processor with variable pre-fetch threshold
WO2005026928A3 (en) Power saving operation of an apparatus with a cache memory
WO2000062165A3 (en) Microprocessor with reduced context switching overhead and corresponding method
TW200511719A (en) Data processing device
DE60044695D1 (de) Cachespeicher und System
ATE349733T1 (de) Erweiterbares befehlssystem
DE602008003233D1 (de) Priorisierung von interrupts in einer speichersteuerung
US20080243268A1 (en) Adaptive control of multiple prefetchers
KR101210274B1 (ko) 전력 소모 스케일링이 가능한 프로세서
SE0004421L (sv) Datoranordning
SE9803708D0 (sv) Controlling access to a dynamic random access memory
TW200721002A (en) External storage device capable of controlling computer system and method thereof
CN1246786C (zh) 带有快速中断的数字信号处理器
KR20180015660A (ko) 가변 길이 명령 처리 모드

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties