ATE513363T1 - Hochfrequenzzähler - Google Patents
HochfrequenzzählerInfo
- Publication number
- ATE513363T1 ATE513363T1 AT08737764T AT08737764T ATE513363T1 AT E513363 T1 ATE513363 T1 AT E513363T1 AT 08737764 T AT08737764 T AT 08737764T AT 08737764 T AT08737764 T AT 08737764T AT E513363 T1 ATE513363 T1 AT E513363T1
- Authority
- AT
- Austria
- Prior art keywords
- state
- counting
- counting section
- counter
- high frequency
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
- H03K5/135—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals by the use of time reference signals, e.g. clock signals
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/58—Gating or clocking signals not applied to all stages, i.e. asynchronous counters
- H03K23/588—Combination of a synchronous and an asynchronous counter
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
- H03L7/113—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using frequency discriminator
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L2207/00—Indexing scheme relating to automatic control of frequency or phase and to synchronisation
- H03L2207/50—All digital phase-locked loop
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
- Manipulation Of Pulses (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Error Detection And Correction (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP07105853 | 2007-04-10 | ||
PCT/IB2008/051332 WO2008122958A2 (en) | 2007-04-10 | 2008-04-08 | High-frequency counter |
Publications (1)
Publication Number | Publication Date |
---|---|
ATE513363T1 true ATE513363T1 (de) | 2011-07-15 |
Family
ID=39735573
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AT08737764T ATE513363T1 (de) | 2007-04-10 | 2008-04-08 | Hochfrequenzzähler |
Country Status (5)
Country | Link |
---|---|
US (1) | US8014487B2 (de) |
EP (1) | EP2235824B1 (de) |
CN (1) | CN101652926B (de) |
AT (1) | ATE513363T1 (de) |
WO (1) | WO2008122958A2 (de) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102916691B (zh) * | 2012-11-06 | 2015-06-24 | 南通大学 | 基于可逆逻辑的bcd码十进制计数器 |
US10481187B2 (en) | 2014-12-31 | 2019-11-19 | Texas Instruments Incorporated | Frequency synthesizer output cycle counter including ring encoder |
US11664813B2 (en) * | 2019-09-30 | 2023-05-30 | Seiko Epson Corporation | Delay circuit, time to digital converter, and A/D conversion circuit |
CN112578181A (zh) * | 2020-10-29 | 2021-03-30 | 北京中电华大电子设计有限责任公司 | 一种振荡器异常状态检测电路 |
CN114814358B (zh) * | 2022-06-27 | 2022-11-01 | 成都凯天电子股份有限公司 | 一种频率测量系统及方法 |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3898444A (en) * | 1973-12-28 | 1975-08-05 | Ibm | Binary counter with error detection and transient error correction |
US4691331A (en) * | 1984-10-29 | 1987-09-01 | American Telephone And Telegraph Company, At&T Bell Laboratories | Self-correcting frequency dividers |
US4726045A (en) | 1986-03-28 | 1988-02-16 | Tektronix, Inc. | Low jitter digital delay generator |
NL8800390A (nl) * | 1988-02-17 | 1989-09-18 | Philips Nv | Tellerschakeling met foutendetectie, alsmede schakeling bevattende zo een tellerschakeling. |
US5339345A (en) * | 1992-08-31 | 1994-08-16 | Ast Research Inc. | Frequency divider circuit |
EP0631391B1 (de) | 1993-06-21 | 1998-08-26 | STMicroelectronics S.r.l. | Zähler mit Fehlerprüfung und Fehlerkorrektur |
US5402458A (en) * | 1993-10-08 | 1995-03-28 | Cyrix Corporation | Mechanism to accelerate counter testing without loss of fault coverage |
US5487093A (en) * | 1994-05-26 | 1996-01-23 | Texas Instruments Incorporated | Autoranging digital analog phase locked loop |
JP2002246895A (ja) * | 2001-02-16 | 2002-08-30 | Mitsubishi Electric Corp | カウンタ回路 |
US6795520B2 (en) * | 2002-01-31 | 2004-09-21 | Zarlink Semiconductor Inc. | High speed digital counters |
US6826249B1 (en) * | 2002-10-10 | 2004-11-30 | Xilinx, Inc. | High-speed synchronous counters with reduced logic complexity |
DE102004006996B4 (de) | 2004-02-12 | 2006-09-28 | Infineon Technologies Ag | Digitaler Phasenregelkreis mit schnellem Einschwingverhalten |
US7119587B2 (en) * | 2004-05-20 | 2006-10-10 | International Business Machines Corporation | High frequency divider state correction circuit |
-
2008
- 2008-04-08 AT AT08737764T patent/ATE513363T1/de not_active IP Right Cessation
- 2008-04-08 CN CN2008800112902A patent/CN101652926B/zh active Active
- 2008-04-08 WO PCT/IB2008/051332 patent/WO2008122958A2/en active Application Filing
- 2008-04-08 US US12/595,036 patent/US8014487B2/en active Active
- 2008-04-08 EP EP08737764A patent/EP2235824B1/de not_active Not-in-force
Also Published As
Publication number | Publication date |
---|---|
CN101652926B (zh) | 2012-05-23 |
CN101652926A (zh) | 2010-02-17 |
WO2008122958A3 (en) | 2008-12-04 |
US20100066417A1 (en) | 2010-03-18 |
EP2235824B1 (de) | 2011-06-15 |
WO2008122958A2 (en) | 2008-10-16 |
US8014487B2 (en) | 2011-09-06 |
EP2235824A2 (de) | 2010-10-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
MX2013013032A (es) | Circuito de conmutacion y modulo de semiconductor. | |
IN2014MN00008A (de) | ||
WO2013090091A3 (en) | Counter operation in a state machine lattice | |
TW201130191A (en) | Active power splitter | |
GB2463218A (en) | Extremum seeking control with reset control | |
GB201203249D0 (en) | Storage circuitry and method with increased resilience to single event upsets | |
GB201118864D0 (en) | Screen capture | |
ATE513363T1 (de) | Hochfrequenzzähler | |
BR112012012353A2 (pt) | método e aparelho para transição de modo/estado | |
WO2012079052A3 (en) | Processing involving multiple sensors | |
WO2011047260A3 (en) | Triggering actions based on changes in a network connection | |
WO2009072778A3 (en) | Terminal and method for performing fuction therein | |
WO2014197891A3 (en) | Floating gate based sensor apparatus and applications | |
MY172572A (en) | Exception handling in a data processing apparatus having a secure domain and a less secure domain | |
WO2013044263A3 (en) | Load detecting impedance matching buffer | |
WO2014123802A3 (en) | Systems and methods for providing duty cycle correction | |
BR112013006419A2 (pt) | aparelho, método de instalação | |
WO2010143151A3 (en) | Circuit arrangement and method for inductive energy transfer | |
TW200744318A (en) | Tri-state chopper for frequency conversion | |
WO2015042578A3 (en) | Device operations based on configurable input sequences | |
TW201129889A (en) | Temperature-control circuit of a heating line and a temperature-control method thereof | |
TW200707696A (en) | Single pin multi-function singal detection method and structure therefor | |
TW200736925A (en) | Master communication circuit, slave communication circuit and data communication method | |
MX2014004700A (es) | Interruptor de contacto multiple. | |
MX2016000268A (es) | Sistemas y metodos de deteccion de cambio de valvula. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |