ATE512399T1 - Registerbasierte verschiebungen für einen unidirektionalen rotator - Google Patents
Registerbasierte verschiebungen für einen unidirektionalen rotatorInfo
- Publication number
- ATE512399T1 ATE512399T1 AT07717493T AT07717493T ATE512399T1 AT E512399 T1 ATE512399 T1 AT E512399T1 AT 07717493 T AT07717493 T AT 07717493T AT 07717493 T AT07717493 T AT 07717493T AT E512399 T1 ATE512399 T1 AT E512399T1
- Authority
- AT
- Austria
- Prior art keywords
- shift
- rotator
- rotate
- data
- shift value
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
- G06F9/30032—Movement instructions, e.g. MOVE, SHIFT, ROTATE, SHUFFLE
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
- G06F9/3001—Arithmetic instructions
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Executing Machine-Instructions (AREA)
- Shift Register Type Memory (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/343,764 US8335810B2 (en) | 2006-01-31 | 2006-01-31 | Register-based shifts for a unidirectional rotator |
PCT/US2007/061414 WO2007090174A1 (en) | 2006-01-31 | 2007-01-31 | Register-based shifts for a unidirectional rotator |
Publications (1)
Publication Number | Publication Date |
---|---|
ATE512399T1 true ATE512399T1 (de) | 2011-06-15 |
Family
ID=38050201
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AT07717493T ATE512399T1 (de) | 2006-01-31 | 2007-01-31 | Registerbasierte verschiebungen für einen unidirektionalen rotator |
Country Status (7)
Country | Link |
---|---|
US (1) | US8335810B2 (de) |
EP (1) | EP1979807B1 (de) |
JP (3) | JP2009525551A (de) |
KR (1) | KR100951743B1 (de) |
CN (1) | CN101401064B (de) |
AT (1) | ATE512399T1 (de) |
WO (1) | WO2007090174A1 (de) |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8335810B2 (en) * | 2006-01-31 | 2012-12-18 | Qualcomm Incorporated | Register-based shifts for a unidirectional rotator |
US9280480B2 (en) | 2008-01-11 | 2016-03-08 | International Business Machines Corporation | Extract target cache attribute facility and instruction therefor |
US7734900B2 (en) | 2008-01-11 | 2010-06-08 | International Business Machines Corporation | Computer configuration virtual topology discovery and instruction therefore |
US20090182984A1 (en) * | 2008-01-11 | 2009-07-16 | International Business Machines Corporation | Execute Relative Long Facility and Instructions Therefore |
US7739434B2 (en) * | 2008-01-11 | 2010-06-15 | International Business Machines Corporation | Performing a configuration virtual topology change and instruction therefore |
US20090182985A1 (en) * | 2008-01-11 | 2009-07-16 | International Business Machines Corporation | Move Facility and Instructions Therefore |
US20090182992A1 (en) * | 2008-01-11 | 2009-07-16 | International Business Machines Corporation | Load Relative and Store Relative Facility and Instructions Therefore |
US20090182988A1 (en) * | 2008-01-11 | 2009-07-16 | International Business Machines Corporation | Compare Relative Long Facility and Instructions Therefore |
US7895419B2 (en) | 2008-01-11 | 2011-02-22 | International Business Machines Corporation | Rotate then operate on selected bits facility and instructions therefore |
US7870339B2 (en) * | 2008-01-11 | 2011-01-11 | International Business Machines Corporation | Extract cache attribute facility and instruction therefore |
US20130151820A1 (en) * | 2011-12-09 | 2013-06-13 | Advanced Micro Devices, Inc. | Method and apparatus for rotating and shifting data during an execution pipeline cycle of a processor |
US11157275B2 (en) * | 2018-07-03 | 2021-10-26 | The Board Of Trustees Of The University Of Illinois | Reconfigurable crypto-processor |
US12112163B2 (en) * | 2021-12-03 | 2024-10-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Memory interface |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4437166A (en) * | 1980-12-23 | 1984-03-13 | Sperry Corporation | High speed byte shifter for a bi-directional data bus |
JPS5979495A (ja) * | 1982-10-29 | 1984-05-08 | Toshiba Corp | シフト回路 |
JPH0650462B2 (ja) * | 1986-02-18 | 1994-06-29 | 日本電気株式会社 | シフト数制御回路 |
JPH01244527A (ja) | 1988-03-25 | 1989-09-28 | Nec Corp | 情報処理装置 |
US5381423A (en) * | 1989-07-25 | 1995-01-10 | Italtel Societa Italiana Telecomunicazioni S.P.A. | Process and device for the decoding of a shortened, cyclic binary code using error correction |
JPH06276520A (ja) * | 1993-03-22 | 1994-09-30 | Sony Corp | 画像処理装置 |
US6067613A (en) | 1993-11-30 | 2000-05-23 | Texas Instruments Incorporated | Rotation register for orthogonal data transformation |
US5640578A (en) * | 1993-11-30 | 1997-06-17 | Texas Instruments Incorporated | Arithmetic logic unit having plural independent sections and register storing resultant indicator bit from every section |
US5751614A (en) | 1994-03-08 | 1998-05-12 | Exponential Technology, Inc. | Sign-extension merge/mask, rotate/shift, and boolean operations executed in a vectored mux on an ALU |
US5649225A (en) | 1994-06-01 | 1997-07-15 | Advanced Micro Devices, Inc. | Resynchronization of a superscalar processor |
JP3543181B2 (ja) * | 1994-11-09 | 2004-07-14 | 株式会社ルネサステクノロジ | データ処理装置 |
JP2803788B2 (ja) * | 1995-04-18 | 1998-09-24 | インターナショナル・ビジネス・マシーンズ・コーポレーション | パリテイ予測およびストリング制御を有する高速パイプライン・シフタ要素 |
US5867681A (en) * | 1996-05-23 | 1999-02-02 | Lsi Logic Corporation | Microprocessor having register dependent immediate decompression |
US6687262B1 (en) | 2000-02-21 | 2004-02-03 | Hewlett-Packard Development Company, L.P. | Distributed MUX scheme for bi-endian rotator circuit |
US20030235298A1 (en) * | 2002-06-25 | 2003-12-25 | Bedros Hanounik | Shifting an encryption key in either a first or second direction via a uni-directional shifting unit |
US7149767B2 (en) * | 2003-05-12 | 2006-12-12 | International Business Machines Corporation | Method and system for determining quotient digits for decimal division in a superscaler processor |
US8335810B2 (en) * | 2006-01-31 | 2012-12-18 | Qualcomm Incorporated | Register-based shifts for a unidirectional rotator |
-
2006
- 2006-01-31 US US11/343,764 patent/US8335810B2/en active Active
-
2007
- 2007-01-31 EP EP07717493A patent/EP1979807B1/de not_active Not-in-force
- 2007-01-31 WO PCT/US2007/061414 patent/WO2007090174A1/en active Application Filing
- 2007-01-31 AT AT07717493T patent/ATE512399T1/de not_active IP Right Cessation
- 2007-01-31 CN CN2007800039851A patent/CN101401064B/zh not_active Expired - Fee Related
- 2007-01-31 JP JP2008553490A patent/JP2009525551A/ja active Pending
- 2007-01-31 KR KR1020087021048A patent/KR100951743B1/ko not_active IP Right Cessation
-
2013
- 2013-05-15 JP JP2013103469A patent/JP5996484B2/ja not_active Expired - Fee Related
-
2015
- 2015-03-04 JP JP2015042804A patent/JP2015144002A/ja active Pending
Also Published As
Publication number | Publication date |
---|---|
EP1979807A1 (de) | 2008-10-15 |
CN101401064B (zh) | 2013-03-06 |
US20070180008A1 (en) | 2007-08-02 |
JP2015144002A (ja) | 2015-08-06 |
KR100951743B1 (ko) | 2010-04-08 |
JP2013218708A (ja) | 2013-10-24 |
CN101401064A (zh) | 2009-04-01 |
JP5996484B2 (ja) | 2016-09-21 |
US8335810B2 (en) | 2012-12-18 |
JP2009525551A (ja) | 2009-07-09 |
KR20090009780A (ko) | 2009-01-23 |
WO2007090174A1 (en) | 2007-08-09 |
EP1979807B1 (de) | 2011-06-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ATE512399T1 (de) | Registerbasierte verschiebungen für einen unidirektionalen rotator | |
GB2508533A (en) | Instruction and logic to provide vector scatter-op and gather-op functionality | |
TW200746157A (en) | Systems, methods, and apparatuses for using the same memory type in an error check mode and a non-error check mode | |
WO2010051621A8 (en) | Bridge device having a virtual page buffer | |
WO2007131224A3 (en) | Methods and apparatus to detect data dependencies in an instruction pipeline | |
GB2481567A (en) | Unpacking packed data in multiple lanes | |
WO2007095397A3 (en) | Programmable processing unit | |
EP2300913A4 (de) | Verfahren und systeme zum entwickeln, debuggen und ausführen von datenintegrationsanwendungen | |
MX2012014532A (es) | Instrucciones para realizar una operacion en un operando en memoria y subsecuentemente cargar un valor original del operando en un registro. | |
GB201317160D0 (en) | Systems,apparatuses and methods for blending two source operands into a single destination using a writemask | |
NO20074586L (no) | Infrastruktur for behandling av en mediatidslinje | |
TW200739413A (en) | Apparatus for cooperative sharing of operand access port of a banked register file | |
GB201014318D0 (en) | Improved processor architecture | |
DE602008002568D1 (de) | Eiterleitung von zwischenergebnissen zwischen teilweisen instruktionen einer erweiterten instruktion | |
DE602006007825D1 (de) | Fehlertolerantes Steuersystem | |
NO20076545L (no) | Utvikling av et stromnings-reguleringssystem for en bronn | |
WO2007056675A3 (en) | Arithmethic logic and shifting device for use in a processor | |
ATE492843T1 (de) | Navigationseinrichtung | |
GB2460365B (en) | Memory device with error correction capability and efficient partial word write operation | |
TW200705167A (en) | Power saving electronic device in microprocessor pipeline and method therefor | |
WO2010093657A3 (en) | Microcontroller with linear memory in a banked memory | |
DE502008003379D1 (de) | Dokument mit einer integrierten anzeigevorrichtung | |
EP2555115A4 (de) | Vorrichtung und verfahren zur wiederherstellung von informationen in einer hauptspeichervorrichtung | |
DE602006011368D1 (de) | Lenkradanordnung | |
WO2009037769A1 (ja) | 半導体集積回路装置および半導体集積回路装置の試験方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |