ATE445182T1 - Synchrone pipeline mit normalerweise transparenten pipeline-stufen - Google Patents
Synchrone pipeline mit normalerweise transparenten pipeline-stufenInfo
- Publication number
- ATE445182T1 ATE445182T1 AT05729273T AT05729273T ATE445182T1 AT E445182 T1 ATE445182 T1 AT E445182T1 AT 05729273 T AT05729273 T AT 05729273T AT 05729273 T AT05729273 T AT 05729273T AT E445182 T1 ATE445182 T1 AT E445182T1
- Authority
- AT
- Austria
- Prior art keywords
- stage
- stages
- pipeline
- input
- segment
- Prior art date
Links
- 230000001360 synchronised effect Effects 0.000 title abstract 2
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3867—Concurrent instruction execution, e.g. pipeline or look ahead using instruction pipelines
- G06F9/3869—Implementation aspects, e.g. pipeline latches; pipeline synchronisation and clocking
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/10—Distribution of clock signals, e.g. skew
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
- G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
- G06F5/08—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor having a sequence of storage locations, the intermediate ones not being accessible for either enqueue or dequeue operations, e.g. using a shift register
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Software Systems (AREA)
- Advance Control (AREA)
- Image Processing (AREA)
- Logic Circuits (AREA)
- Investigating Or Analysing Materials By Optical Means (AREA)
- Geophysics And Detection Of Objects (AREA)
- Details Of Television Scanning (AREA)
- Analogue/Digital Conversion (AREA)
- Pipeline Systems (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/838,621 US7076682B2 (en) | 2004-05-04 | 2004-05-04 | Synchronous pipeline with normally transparent pipeline stages |
PCT/US2005/010392 WO2005111765A1 (en) | 2004-05-04 | 2005-03-28 | Synchronous pipeline with normally transparent pipeline stages |
Publications (1)
Publication Number | Publication Date |
---|---|
ATE445182T1 true ATE445182T1 (de) | 2009-10-15 |
Family
ID=35240734
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AT05729273T ATE445182T1 (de) | 2004-05-04 | 2005-03-28 | Synchrone pipeline mit normalerweise transparenten pipeline-stufen |
Country Status (8)
Country | Link |
---|---|
US (1) | US7076682B2 (de) |
EP (1) | EP1763724B1 (de) |
JP (1) | JP4558786B2 (de) |
CN (1) | CN100388162C (de) |
AT (1) | ATE445182T1 (de) |
DE (1) | DE602005017039D1 (de) |
TW (1) | TWI362622B (de) |
WO (1) | WO2005111765A1 (de) |
Families Citing this family (35)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070162768A1 (en) * | 2004-03-10 | 2007-07-12 | Koninklijke Philips Electronics, N.V. | Electronic circuit |
US7558972B2 (en) * | 2005-01-25 | 2009-07-07 | Panasonic Corporation | Data processing apparatus |
US7724027B2 (en) * | 2005-03-31 | 2010-05-25 | Rozas Guillermo J | Method and system for elastic signal pipelining |
US7663408B2 (en) * | 2005-06-30 | 2010-02-16 | Robert Paul Masleid | Scannable dynamic circuit latch |
US7256634B2 (en) * | 2005-07-06 | 2007-08-14 | Transmeta Corporation | Elastic pipeline latch with a safe mode |
US20070074054A1 (en) * | 2005-09-27 | 2007-03-29 | Chieh Lim S | Clock gated pipeline stages |
US7885630B2 (en) | 2005-11-30 | 2011-02-08 | Research In Motion Limited | Mobile wireless communications device having buffered clock distribution network for microprocessor and RF circuits |
US7613905B2 (en) * | 2006-04-06 | 2009-11-03 | Texas Instruments Incorporated | Partial register forwarding for CPUs with unequal delay functional units |
US8086832B2 (en) * | 2006-05-19 | 2011-12-27 | International Business Machines Corporation | Structure for dynamically adjusting pipelined data paths for improved power management |
US20070271449A1 (en) * | 2006-05-19 | 2007-11-22 | International Business Machines Corporation | System and method for dynamically adjusting pipelined data paths for improved power management |
CN101473286B (zh) * | 2006-06-29 | 2012-05-30 | Arm有限公司 | 控制数据处理设备中的功率消耗 |
US7495466B1 (en) | 2006-06-30 | 2009-02-24 | Transmeta Corporation | Triple latch flip flop system and method |
US8031819B2 (en) * | 2006-10-27 | 2011-10-04 | Hewlett-Packard Development Company, L.P. | Systems and methods for synchronizing an input signal |
US8260602B1 (en) * | 2006-11-02 | 2012-09-04 | The Math Works, Inc. | Timer analysis and identification |
EP2148272B1 (de) * | 2007-05-17 | 2012-08-08 | Fujitsu Limited | Berechnungseinheit, prozessor und prozessorarchitektur |
KR100887238B1 (ko) * | 2007-08-10 | 2009-03-06 | 삼성전자주식회사 | 파이프라인 시스템의 동적 클럭 제어 장치 및 방법 |
US8073669B2 (en) * | 2007-08-21 | 2011-12-06 | International Business Machines Corporation | Method and apparatus for detecting clock gating opportunities in a pipelined electronic circuit design |
JP5231800B2 (ja) * | 2007-12-26 | 2013-07-10 | 株式会社東芝 | 半導体集積回路装置および半導体集積回路装置のクロック制御方法 |
US7945765B2 (en) * | 2008-01-31 | 2011-05-17 | International Business Machines Corporation | Method and structure for asynchronous skip-ahead in synchronous pipelines |
US8806181B1 (en) * | 2008-05-05 | 2014-08-12 | Marvell International Ltd. | Dynamic pipeline reconfiguration including changing a number of stages |
US8291201B2 (en) * | 2008-05-22 | 2012-10-16 | International Business Machines Corporation | Dynamic merging of pipeline stages in an execution pipeline to reduce power consumption |
US8819398B2 (en) * | 2008-06-26 | 2014-08-26 | Lsi Corporation | Variable length stages in a pipeline |
CN101685390B (zh) * | 2008-09-28 | 2013-01-16 | 晶心科技股份有限公司 | 改变管线的操作层级数目的方法及电子系统 |
JP2010198128A (ja) * | 2009-02-23 | 2010-09-09 | Toshiba Corp | プロセッサシステム |
US7673201B1 (en) * | 2009-03-12 | 2010-03-02 | Xilinx, Inc. | Recovering a prior state of a circuit design within a programmable integrated circuit |
US8176354B2 (en) * | 2010-03-25 | 2012-05-08 | International Business Machines Corporation | Wave pipeline with selectively opaque register stages |
WO2011137339A2 (en) * | 2010-04-30 | 2011-11-03 | Cornell University | Systems and methods for zero-delay wakeup for power gated asynchronous pipelines |
US8381002B2 (en) | 2010-06-23 | 2013-02-19 | International Business Machines Corporation | Transparently increasing power savings in a power management environment |
US8448006B2 (en) | 2010-10-19 | 2013-05-21 | International Business Machines Corporation | Performing virtual and/or physical resource management for power management |
US8873576B2 (en) * | 2012-09-14 | 2014-10-28 | Broadcom Corporation | Dynamic clock gating in a network device |
US9110689B2 (en) * | 2012-11-19 | 2015-08-18 | Qualcomm Technologies, Inc. | Automatic pipeline stage insertion |
US8860484B2 (en) * | 2013-03-15 | 2014-10-14 | Oracle International Corporation | Fine grain data-based clock gating |
WO2015181642A2 (en) * | 2014-05-05 | 2015-12-03 | Horticulture Innovation Australia Limited | Methods, systems, and devices relating to real-time object identification |
US9645635B2 (en) * | 2015-05-26 | 2017-05-09 | Nvidia Corporation | Selective power gating to extend the lifetime of sleep FETs |
US11061836B2 (en) * | 2019-06-21 | 2021-07-13 | Micron Technology, Inc. | Wave pipeline including synchronous stage |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4833655A (en) * | 1985-06-28 | 1989-05-23 | Wang Laboratories, Inc. | FIFO memory with decreased fall-through delay |
US5838933A (en) * | 1993-10-21 | 1998-11-17 | Sun Microsystems, Inc. | Control circuit and method for a first-in first-out data pipeline |
US6247134B1 (en) * | 1999-03-31 | 2001-06-12 | Synopsys, Inc. | Method and system for pipe stage gating within an operating pipelined circuit for power savings |
TW538400B (en) * | 1999-11-01 | 2003-06-21 | Sharp Kk | Shift register and image display device |
US6393579B1 (en) * | 1999-12-21 | 2002-05-21 | Intel Corporation | Method and apparatus for saving power and improving performance in a collapsable pipeline using gated clocks |
US6609209B1 (en) * | 1999-12-29 | 2003-08-19 | Intel Corporation | Method and apparatus for reducing the power consumed by a processor by gating the clock signal to pipeline stages |
JP3980243B2 (ja) * | 2000-03-16 | 2007-09-26 | 富士通株式会社 | 情報処理装置 |
US6848060B2 (en) * | 2001-02-27 | 2005-01-25 | International Business Machines Corporation | Synchronous to asynchronous to synchronous interface |
JP2003316566A (ja) * | 2002-04-24 | 2003-11-07 | Matsushita Electric Ind Co Ltd | パイプラインプロセッサ |
JP2004062281A (ja) * | 2002-07-25 | 2004-02-26 | Nec Micro Systems Ltd | パイプライン演算処理装置及びパイプライン演算制御方法 |
US7065665B2 (en) * | 2002-10-02 | 2006-06-20 | International Business Machines Corporation | Interlocked synchronous pipeline clock gating |
-
2004
- 2004-05-04 US US10/838,621 patent/US7076682B2/en not_active Expired - Lifetime
-
2005
- 2005-03-28 EP EP05729273A patent/EP1763724B1/de active Active
- 2005-03-28 DE DE602005017039T patent/DE602005017039D1/de active Active
- 2005-03-28 JP JP2007511367A patent/JP4558786B2/ja not_active Expired - Fee Related
- 2005-03-28 CN CNB2005800138025A patent/CN100388162C/zh active Active
- 2005-03-28 AT AT05729273T patent/ATE445182T1/de not_active IP Right Cessation
- 2005-03-28 WO PCT/US2005/010392 patent/WO2005111765A1/en active Application Filing
- 2005-04-29 TW TW094113956A patent/TWI362622B/zh not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
US20050251699A1 (en) | 2005-11-10 |
DE602005017039D1 (de) | 2009-11-19 |
TWI362622B (en) | 2012-04-21 |
EP1763724B1 (de) | 2009-10-07 |
JP4558786B2 (ja) | 2010-10-06 |
EP1763724A4 (de) | 2008-09-03 |
TW200609840A (en) | 2006-03-16 |
CN1950782A (zh) | 2007-04-18 |
CN100388162C (zh) | 2008-05-14 |
EP1763724A1 (de) | 2007-03-21 |
WO2005111765A1 (en) | 2005-11-24 |
US7076682B2 (en) | 2006-07-11 |
JP2007536798A (ja) | 2007-12-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ATE445182T1 (de) | Synchrone pipeline mit normalerweise transparenten pipeline-stufen | |
Fojtik et al. | Bubble razor: Eliminating timing margins in an ARM cortex-M3 processor in 45 nm CMOS using architecturally independent error detection and correction | |
Teehan et al. | A survey and taxonomy of GALS design styles | |
JP2007536798A5 (de) | ||
US7594200B2 (en) | Method for finding multi-cycle clock gating | |
Singh et al. | An adaptively pipelined mixed synchronous-asynchronous digital FIR filter chip operating at 1.3 gigahertz | |
US20110169525A1 (en) | Systems, pipeline stages, and computer readable media for advanced asynchronous pipeline circuits | |
WO2005013044A3 (en) | Clock generator with skew control | |
DE602007013023D1 (de) | Testzugangsportschalter | |
ATE452371T1 (de) | Schaltung mit asynchroner/synchroner schnittstelle | |
CN108052156A (zh) | 一种基于门控技术的处理器时钟树架构及构建方法 | |
Cannizzaro et al. | SafeRazor: Metastability-robust adaptive clocking in resilient circuits | |
Xia et al. | Dual-rail/single-rail hybrid logic design for high-performance asynchronous circuit | |
CN109815619A (zh) | 一种将同步电路转化为异步电路的方法 | |
CN100409179C (zh) | 具有终止信号传播的机制的可编程流水线结构 | |
US20140320170A1 (en) | Glitch free clock multiplexer | |
US7735038B2 (en) | Design structure to reduce power consumption within a clock gated synchronous circuit and clock gated synchronous circuit | |
Ajitha et al. | Design of area efficient shift register and scan flip-flop based on QCA technology | |
Inoue et al. | Variable-duty-cycle scheduling in double-edge-triggered flip-flop-based high-level synthesis | |
Bhaskara et al. | A Robust CTS algorithm using the H-Tree to minimize local skews of higher frequency targets of the SOC designs | |
Yang et al. | Sequential circuits synthesis for rapid single flux quantum logic based on finite state machine decomposition | |
US7643593B1 (en) | System and method for read data recovery in a serial interface | |
US6831482B2 (en) | Control of guard-flops | |
Leenstra et al. | A 1.8-GHz instruction window buffer for an out-of-order microprocessor core | |
Tiunov et al. | The Modification of the ABC Synthesis Algorithm for FPGAs Considering Architecture Features |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |