ATE418814T1 - Lose polarisiertes, heterogenes, rekonfigurierbares gatterfeld - Google Patents

Lose polarisiertes, heterogenes, rekonfigurierbares gatterfeld

Info

Publication number
ATE418814T1
ATE418814T1 AT03737986T AT03737986T ATE418814T1 AT E418814 T1 ATE418814 T1 AT E418814T1 AT 03737986 T AT03737986 T AT 03737986T AT 03737986 T AT03737986 T AT 03737986T AT E418814 T1 ATE418814 T1 AT E418814T1
Authority
AT
Austria
Prior art keywords
alus
multiplexers
clusters
heterogeneous
polarized
Prior art date
Application number
AT03737986T
Other languages
English (en)
Inventor
Anthony Stansfield
Original Assignee
Panasonic Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Panasonic Corp filed Critical Panasonic Corp
Application granted granted Critical
Publication of ATE418814T1 publication Critical patent/ATE418814T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/3001—Arithmetic instructions
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7867—Architectures of general purpose stored program computers comprising a single central processing unit with reconfigurable architecture
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3842—Speculative instruction execution
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
    • G06F9/3893—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled in tandem, e.g. multiplier-accumulator
    • G06F9/3895—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled in tandem, e.g. multiplier-accumulator for complex operations, e.g. multidimensional or interleaved address generators, macros
    • G06F9/3897—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled in tandem, e.g. multiplier-accumulator for complex operations, e.g. multidimensional or interleaved address generators, macros with adaptable data path
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/1733—Controllable logic circuits
    • H03K19/1737—Controllable logic circuits using multiplexers
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17724—Structural details of logic blocks
    • H03K19/17728—Reconfigurable logic blocks, e.g. lookup tables
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17736—Structural details of routing resources
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17748—Structural details of configuration resources
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/1778—Structural details for adapting physical parameters
    • H03K19/17796—Structural details for adapting physical parameters for physical disposition of blocks

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Software Systems (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • Mathematical Analysis (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Logic Circuits (AREA)
  • Ceramic Products (AREA)
  • Surface Acoustic Wave Elements And Circuit Networks Thereof (AREA)
  • Image Processing (AREA)
  • Multi Processors (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
  • Semiconductor Lasers (AREA)
AT03737986T 2002-07-01 2003-06-02 Lose polarisiertes, heterogenes, rekonfigurierbares gatterfeld ATE418814T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/188,388 US7471643B2 (en) 2002-07-01 2002-07-01 Loosely-biased heterogeneous reconfigurable arrays

Publications (1)

Publication Number Publication Date
ATE418814T1 true ATE418814T1 (de) 2009-01-15

Family

ID=29780116

Family Applications (1)

Application Number Title Priority Date Filing Date
AT03737986T ATE418814T1 (de) 2002-07-01 2003-06-02 Lose polarisiertes, heterogenes, rekonfigurierbares gatterfeld

Country Status (7)

Country Link
US (1) US7471643B2 (de)
EP (1) EP1535394B1 (de)
JP (1) JP4261478B2 (de)
AT (1) ATE418814T1 (de)
AU (1) AU2003245906A1 (de)
DE (1) DE60325488D1 (de)
WO (1) WO2004003778A2 (de)

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7461234B2 (en) * 2002-07-01 2008-12-02 Panasonic Corporation Loosely-biased heterogeneous reconfigurable arrays
US7471643B2 (en) 2002-07-01 2008-12-30 Panasonic Corporation Loosely-biased heterogeneous reconfigurable arrays
US6944205B2 (en) * 2002-07-09 2005-09-13 Sandbridge Technologies, Inc. Method of determining an acquisition indicator bit in a communication system
KR20060063800A (ko) * 2003-06-18 2006-06-12 앰브릭, 인크. 집적 회로 개발 시스템
US20070186076A1 (en) * 2003-06-18 2007-08-09 Jones Anthony M Data pipeline transport system
US7937557B2 (en) 2004-03-16 2011-05-03 Vns Portfolio Llc System and method for intercommunication between computers in an array
US7844668B2 (en) * 2004-07-30 2010-11-30 Microsoft Corporation Suggesting a discussion group based on indexing of the posts within that discussion group
US20060181243A1 (en) * 2005-02-11 2006-08-17 Nortel Networks Limited Use of location awareness to facilitate clinician-charger interaction in a healthcare environment
JP4527571B2 (ja) * 2005-03-14 2010-08-18 富士通株式会社 再構成可能演算処理装置
US7904695B2 (en) 2006-02-16 2011-03-08 Vns Portfolio Llc Asynchronous power saving computer
CN100346335C (zh) * 2005-12-02 2007-10-31 浙江大学 一种采用异步通信机制的可重构计算单元
US7966481B2 (en) 2006-02-16 2011-06-21 Vns Portfolio Llc Computer system and method for executing port communications without interrupting the receiving computer
US7904615B2 (en) * 2006-02-16 2011-03-08 Vns Portfolio Llc Asynchronous computer communication
US7751368B2 (en) * 2006-05-01 2010-07-06 Intel Corporation Providing CQI feedback to a transmitter station in a closed-loop MIMO system
US7795912B2 (en) * 2007-01-05 2010-09-14 Nxp B.V. Circuit comprising a matrix of programmable logic cells
US8805916B2 (en) * 2009-03-03 2014-08-12 Altera Corporation Digital signal processing circuitry with redundancy and bidirectional data paths
US8549055B2 (en) 2009-03-03 2013-10-01 Altera Corporation Modular digital signal processing circuitry with optionally usable, dedicated connections between modules of the circuitry
JP5015210B2 (ja) * 2009-08-14 2012-08-29 株式会社半導体理工学研究センター 高周波信号生成回路
JP2014016894A (ja) * 2012-07-10 2014-01-30 Renesas Electronics Corp 並列演算装置、並列演算装置を備えたデータ処理システム、及び、データ処理プログラム
US9779785B2 (en) 2015-05-11 2017-10-03 Wisconsin Alumni Research Foundation Computer architecture using compute/storage tiles
US9628083B1 (en) * 2015-10-01 2017-04-18 Quicklogic Corporation Local routing network with selective fast paths for programmable logic device
US10191881B2 (en) * 2016-06-06 2019-01-29 Hewlett Packard Enterprise Development Lp Modifications to a stream processing topology during processing of a data stream
US10963265B2 (en) 2017-04-21 2021-03-30 Micron Technology, Inc. Apparatus and method to switch configurable logic units
US10747709B2 (en) * 2017-11-03 2020-08-18 Coherent Logix, Incorporated Memory network processor
US11029958B1 (en) * 2019-12-28 2021-06-08 Intel Corporation Apparatuses, methods, and systems for configurable operand size operations in an operation configurable spatial accelerator

Family Cites Families (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US678408A (en) * 1897-03-06 1901-07-16 Wilhelm Lengweiler Ring-spinning machine.
US5038386A (en) * 1986-08-29 1991-08-06 International Business Machines Corporation Polymorphic mesh network image processing system
US4811214A (en) * 1986-11-14 1989-03-07 Princeton University Multinode reconfigurable pipeline computer
US6233702B1 (en) * 1992-12-17 2001-05-15 Compaq Computer Corporation Self-checked, lock step processor pairs
US6157967A (en) * 1992-12-17 2000-12-05 Tandem Computer Incorporated Method of data communication flow control in a data processing system using busy/ready commands
US5442577A (en) * 1994-03-08 1995-08-15 Exponential Technology, Inc. Sign-extension of immediate constants in an alu
FR2718864B1 (fr) * 1994-04-19 1996-05-15 Sgs Thomson Microelectronics Dispositif de traitement numérique avec instructions de recherche du minimum et du maximum.
US6052773A (en) * 1995-02-10 2000-04-18 Massachusetts Institute Of Technology DPGA-coupled microprocessors
US5742180A (en) * 1995-02-10 1998-04-21 Massachusetts Institute Of Technology Dynamically programmable gate array with multiple contexts
US5956518A (en) * 1996-04-11 1999-09-21 Massachusetts Institute Of Technology Intermediate-grain reconfigurable processing device
US6011795A (en) * 1997-03-20 2000-01-04 Washington University Method and apparatus for fast hierarchical address lookup using controlled expansion of prefixes
US6609189B1 (en) * 1998-03-12 2003-08-19 Yale University Cycle segmented prefix circuits
US7283463B2 (en) * 1999-03-30 2007-10-16 International Business Machines Corporation Non-disruptive reconfiguration of a publish/subscribe system
US6907011B1 (en) * 1999-03-30 2005-06-14 International Business Machines Corporation Quiescent reconfiguration of a routing network
AU5127600A (en) 1999-05-07 2000-11-21 Morphics Technology, Inc. Heterogeneous programmable gate array
US6807172B1 (en) * 1999-12-21 2004-10-19 Cisco Technology, Inc. Method and apparatus for learning and switching frames in a distributed network switch
US6535043B2 (en) * 2000-05-26 2003-03-18 Lattice Semiconductor Corp Clock signal selection system, method of generating a clock signal and programmable clock manager including same
US6469540B2 (en) * 2000-06-15 2002-10-22 Nec Corporation Reconfigurable device having programmable interconnect network suitable for implementing data paths
US6965615B1 (en) * 2000-09-18 2005-11-15 Cisco Technology, Inc. Packet striping across a parallel header processor
US20040254965A1 (en) * 2001-03-02 2004-12-16 Eric Giernalczyk Apparatus for variable word length computing in an array processor
US6836839B2 (en) * 2001-03-22 2004-12-28 Quicksilver Technology, Inc. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements
US6781408B1 (en) * 2002-04-24 2004-08-24 Altera Corporation Programmable logic device with routing channels
US7471643B2 (en) 2002-07-01 2008-12-30 Panasonic Corporation Loosely-biased heterogeneous reconfigurable arrays
US7271617B2 (en) 2003-02-19 2007-09-18 Koninklijke Philips Electronics, N.V. Electronic circuit with array of programmable logic cells

Also Published As

Publication number Publication date
AU2003245906A1 (en) 2004-01-19
AU2003245906A8 (en) 2004-01-19
WO2004003778A3 (en) 2005-03-31
EP1535394B1 (de) 2008-12-24
JP4261478B2 (ja) 2009-04-30
WO2004003778A2 (en) 2004-01-08
JP2005531952A (ja) 2005-10-20
DE60325488D1 (de) 2009-02-05
EP1535394A2 (de) 2005-06-01
US20040001445A1 (en) 2004-01-01
US7471643B2 (en) 2008-12-30

Similar Documents

Publication Publication Date Title
ATE418814T1 (de) Lose polarisiertes, heterogenes, rekonfigurierbares gatterfeld
WO2006122746A3 (en) Loosely-biased heterogeneous reconfigurable arrays
ATE441293T1 (de) Bass-management-systeme
DK1284587T3 (da) Rekonfigurerbar lavenergi-høreindretning
EP1329815A3 (de) Rekonfigurierbare Prozessorarchitekturen
WO2001094994A3 (en) A reconfigurable optical switch
NL1015839A1 (nl) Microfoonarraysysteem.
WO2004095302A3 (en) Computing system fabric and routing configuration and description
WO2005038571A3 (en) Data processing system having a serial data controller
ATE422769T1 (de) Architekturen für einen einstufigen schalter
WO2004092949A3 (en) Processing system with instruction-and thread-level parallelism
DE60204778D1 (de) Zweidimensionale pyramidenfilterarchitektur
ATE264572T1 (de) Elektronisches sicherheitsschaltgerät
FR2862766B1 (fr) Lentille cylindrique, systeme de lentille, ensemble de lentilles cylindriques, systeme de laser a semiconducteur et systeme de traitement de matiere
WO2004095191A3 (en) A reconfigurable processing array with variable timing control
ATE475241T1 (de) Adaptive router-architektur
DK1185177T3 (da) Forbedret fremgangsmåde til bekæmpelse af parasitose i bikolonier
DE60331296D1 (de) Implementierung von breiten multiplexern in einer rekonfigurierbaren logischen vorrichtung
DE60202757D1 (de) Zweidimensionale pyramidenfilterarchitektur
SE0401144D0 (sv) Aperture antenna element
WO2003107474A3 (en) NETWORK ANTENNA WITH SHARED ELEMENTS
DK200001130A (da) Høreapparat med digital signalprocessor
ATE287590T1 (de) Zweidimensionale pyramidenfilterarchitektur
FR2830403B1 (fr) Module de radiocommunication executant un logiciel principal dont les couches sont ouvertes a un logiciel client egalement execute par le module
ATE431592T1 (de) Integrierte schaltung zur digitalen signalverarbeitung mit io-verbindungen

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties