ATE405884T1 - ELECTRONICALLY MOVABLE TERMINAL AND METHOD FOR USE IN A STORAGE SYSTEM - Google Patents
ELECTRONICALLY MOVABLE TERMINAL AND METHOD FOR USE IN A STORAGE SYSTEMInfo
- Publication number
- ATE405884T1 ATE405884T1 AT00959606T AT00959606T ATE405884T1 AT E405884 T1 ATE405884 T1 AT E405884T1 AT 00959606 T AT00959606 T AT 00959606T AT 00959606 T AT00959606 T AT 00959606T AT E405884 T1 ATE405884 T1 AT E405884T1
- Authority
- AT
- Austria
- Prior art keywords
- storage system
- movable terminal
- memory
- electronically movable
- disclosed
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4063—Device-to-bus coupling
- G06F13/4068—Electrical coupling
- G06F13/4086—Bus impedance matching, e.g. termination
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Dram (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Vehicle Body Suspensions (AREA)
- Input Circuits Of Receivers And Coupling Of Receivers And Audio Equipment (AREA)
- Medicines Containing Antibodies Or Antigens For Use As Internal Diagnostic Agents (AREA)
Abstract
An expandable memory system having a plurality of memory devices, each with an electronically activated terminator is disclosed. Also a method for detecting the last memory device arranged along a data bus connecting a memory controller with the memory devices, and activating its active terminator is disclosed.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/387,842 US6308232B1 (en) | 1999-09-01 | 1999-09-01 | Electronically moveable terminator and method for using same in a memory system |
Publications (1)
Publication Number | Publication Date |
---|---|
ATE405884T1 true ATE405884T1 (en) | 2008-09-15 |
Family
ID=23531563
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AT00959606T ATE405884T1 (en) | 1999-09-01 | 2000-08-30 | ELECTRONICALLY MOVABLE TERMINAL AND METHOD FOR USE IN A STORAGE SYSTEM |
Country Status (5)
Country | Link |
---|---|
US (1) | US6308232B1 (en) |
EP (2) | EP1226502B1 (en) |
AT (1) | ATE405884T1 (en) |
DE (1) | DE60040007D1 (en) |
WO (1) | WO2001016767A1 (en) |
Families Citing this family (36)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4383601B2 (en) * | 1999-09-30 | 2009-12-16 | 株式会社東芝 | High speed memory device, socket mounting structure of high speed memory device, and method of mounting high speed memory device |
US6715014B1 (en) * | 2000-05-25 | 2004-03-30 | Hewlett-Packard Development Company, L.P. | Module array |
DE10053831C1 (en) * | 2000-10-30 | 2002-05-08 | Infineon Technologies Ag | Voltage supply device for semiconductor memory device has controller coupled to bus system connected to termination resistance and termination voltage source integrated in memory device |
US6687780B1 (en) * | 2000-11-02 | 2004-02-03 | Rambus Inc. | Expandable slave device system |
US6631083B2 (en) | 2001-07-23 | 2003-10-07 | Intel Corporation | Systems with modules and clocking therefore |
US6674649B2 (en) * | 2001-07-23 | 2004-01-06 | Intel Corporation | Systems having modules sharing on module terminations |
US6711027B2 (en) * | 2001-07-23 | 2004-03-23 | Intel Corporation | Modules having paths of different impedances |
US6771515B2 (en) * | 2001-07-23 | 2004-08-03 | Intel Corporation | Systems having modules with on die terminations |
US6918078B2 (en) * | 2001-07-23 | 2005-07-12 | Intel Corporation | Systems with modules sharing terminations |
US6674648B2 (en) * | 2001-07-23 | 2004-01-06 | Intel Corporation | Termination cards and systems therefore |
US6717823B2 (en) * | 2001-07-23 | 2004-04-06 | Intel Corporation | Systems having modules with buffer chips |
JP3821678B2 (en) * | 2001-09-06 | 2006-09-13 | エルピーダメモリ株式会社 | Memory device |
US6754129B2 (en) * | 2002-01-24 | 2004-06-22 | Micron Technology, Inc. | Memory module with integrated bus termination |
US7142461B2 (en) * | 2002-11-20 | 2006-11-28 | Micron Technology, Inc. | Active termination control though on module register |
US6930904B2 (en) * | 2002-11-22 | 2005-08-16 | Sun Microsystems, Inc. | Circuit topology for high-speed memory access |
JP4233360B2 (en) * | 2003-03-07 | 2009-03-04 | 三菱電機株式会社 | Printed circuit board for high-speed communication |
US6924660B2 (en) | 2003-09-08 | 2005-08-02 | Rambus Inc. | Calibration methods and circuits for optimized on-die termination |
US6980020B2 (en) * | 2003-12-19 | 2005-12-27 | Rambus Inc. | Calibration methods and circuits for optimized on-die termination |
US20050228912A1 (en) * | 2004-03-30 | 2005-10-13 | Walker Clinton F | Memory address bus termination control |
US7106094B2 (en) * | 2004-05-14 | 2006-09-12 | International Business Machines Corporation | Method and topology for improving signal quality on high speed, multi-drop busses |
DE102004046957B4 (en) * | 2004-09-28 | 2016-02-04 | Polaris Innovations Ltd. | Method and circuit arrangements for matching signal propagation times in a memory system |
US7196567B2 (en) * | 2004-12-20 | 2007-03-27 | Rambus Inc. | Systems and methods for controlling termination resistance values for a plurality of communication channels |
US7439760B2 (en) * | 2005-12-19 | 2008-10-21 | Rambus Inc. | Configurable on-die termination |
US7486104B2 (en) | 2006-06-02 | 2009-02-03 | Rambus Inc. | Integrated circuit with graduated on-die termination |
WO2008079911A1 (en) | 2006-12-21 | 2008-07-03 | Rambus Inc. | Dynamic on-die termination of address and command signals |
US7768297B2 (en) * | 2007-01-31 | 2010-08-03 | Rambus, Inc. | Multi-drop bus system |
KR100901394B1 (en) * | 2007-05-15 | 2009-06-05 | 삼성전자주식회사 | Data transmission device and data transmission method |
US8390316B2 (en) * | 2008-09-09 | 2013-03-05 | Airmar Technology Corporation | Termination resistor scheme |
US7915912B2 (en) | 2008-09-24 | 2011-03-29 | Rambus Inc. | Signal lines with internal and external termination |
CN101995912B (en) * | 2009-08-12 | 2014-01-15 | 鸿富锦精密工业(深圳)有限公司 | Memory and signal impedance matching device |
US8213206B2 (en) * | 2010-01-15 | 2012-07-03 | Mediatek Inc. | Electronic apparatus |
WO2011159465A2 (en) | 2010-06-17 | 2011-12-22 | Rambus Inc. | Balanced on-die termination |
KR101858578B1 (en) * | 2011-12-21 | 2018-05-18 | 에스케이하이닉스 주식회사 | Semiconductor package including multiple chips and memory system including the same |
US10255220B2 (en) | 2015-03-30 | 2019-04-09 | Rambus Inc. | Dynamic termination scheme for memory communication |
KR20170025894A (en) * | 2015-08-31 | 2017-03-08 | 에스케이하이닉스 주식회사 | Equalization circuit, semiconductor apparatus and semiconductor system using the same |
JP2021043848A (en) * | 2019-09-13 | 2021-03-18 | キオクシア株式会社 | Memory system |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4595923A (en) | 1981-10-21 | 1986-06-17 | Elxsi | Improved terminator for high speed data bus |
US5134311A (en) | 1990-06-07 | 1992-07-28 | International Business Machines Corporation | Self-adjusting impedance matching driver |
US5382841A (en) * | 1991-12-23 | 1995-01-17 | Motorola, Inc. | Switchable active bus termination circuit |
US5313595A (en) * | 1992-12-10 | 1994-05-17 | Digital Equipment Corporation | Automatic signal termination system for a computer bus |
US5422580A (en) * | 1993-10-14 | 1995-06-06 | Aps Technologies | Switchable active termination for SCSI peripheral devices |
JPH08272501A (en) | 1995-03-31 | 1996-10-18 | Takaoka Electric Mfg Co Ltd | Termination circuit of memory module |
US5635852A (en) * | 1995-04-17 | 1997-06-03 | Linfinity Microelectronics, Inc. | Controllable actice terminator for a computer bus |
AU7367698A (en) * | 1997-05-07 | 1998-11-27 | California Micro Devices Corporation | Active termination circuit and method therefor |
US6029216A (en) * | 1997-06-27 | 2000-02-22 | Lsi Logic Corporation | Auto-termination method and apparatus for use with either active high or active low terminators |
-
1999
- 1999-09-01 US US09/387,842 patent/US6308232B1/en not_active Expired - Fee Related
-
2000
- 2000-08-30 WO PCT/US2000/023793 patent/WO2001016767A1/en active Application Filing
- 2000-08-30 DE DE60040007T patent/DE60040007D1/en not_active Expired - Lifetime
- 2000-08-30 EP EP00959606A patent/EP1226502B1/en not_active Expired - Lifetime
- 2000-08-30 EP EP08158355A patent/EP1983442A1/en not_active Ceased
- 2000-08-30 AT AT00959606T patent/ATE405884T1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
DE60040007D1 (en) | 2008-10-02 |
WO2001016767A1 (en) | 2001-03-08 |
EP1226502B1 (en) | 2008-08-20 |
US6308232B1 (en) | 2001-10-23 |
EP1226502A4 (en) | 2004-05-06 |
EP1226502A1 (en) | 2002-07-31 |
EP1983442A1 (en) | 2008-10-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ATE405884T1 (en) | ELECTRONICALLY MOVABLE TERMINAL AND METHOD FOR USE IN A STORAGE SYSTEM | |
DE60037417D1 (en) | RECORDING SYSTEM, DATA RECORDING DEVICE, MEMORY DEVICE, AND DATA RECORDING METHOD | |
DE69014486D1 (en) | Semiconductor memory device with stacked capacitor and method for its production. | |
DE59610908D1 (en) | Memory cell arrangement and method for its production | |
DE59814170D1 (en) | Memory cell arrangement and method for its production | |
EP1748362A3 (en) | Methods and systems for refresh and error scrubbing of dynamic memory devices | |
DE69920342D1 (en) | Data storage device and method | |
DE69635962D1 (en) | FLASH MEMORY MASS STORAGE SYSTEM AND METHOD THEREFOR | |
DE69835780D1 (en) | Semiconductor memory device and method for its manufacture | |
HK1071621A1 (en) | Information storage device, memory access control system and method | |
DE68922254D1 (en) | Semiconductor memory and method for its production. | |
DE69620318D1 (en) | Ferroelectric memory devices and methods for testing them | |
DE50000924D1 (en) | STORAGE CELL ARRANGEMENT AND METHOD FOR THE PRODUCTION THEREOF | |
DE69839034D1 (en) | Semiconductor memory device and method for its production | |
EP1134662A4 (en) | Recording system, data recording device, memory device, and data recording method | |
DE69226488D1 (en) | Semiconductor memory device and method for its production | |
DE69716844D1 (en) | Data writing method in a one-transistor type ferroelectric memory cell | |
DE60031485D1 (en) | Storage battery and method for its production | |
DE68916297D1 (en) | Non-volatile semiconductor memory device and method for its production. | |
DE69524225D1 (en) | MEMORY DEVICE AND METHOD FOR THE OPERATION THEREOF | |
DE50000341D1 (en) | STORAGE CELL ARRANGEMENT AND METHOD FOR THE PRODUCTION THEREOF | |
DE69939152D1 (en) | Memory interface device and method for memory access | |
DE59608152D1 (en) | ELECTRICALLY WRITABLE AND ERASABLE FIXED MEMORY CELL ARRANGEMENT AND METHOD FOR THE PRODUCTION THEREOF | |
DE69841836D1 (en) | Data processing apparatus, external storage device, data processing system and data transfer method | |
DE69732377D1 (en) | METHOD AND DEVICE FOR CHECKING DATA TRANSFER BETWEEN SYNCHRONOUS DRAM-TYPE MEMORY AND A SYSTEM BUS |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |