ATE362625T1 - Parallel-verarbeitungs-array - Google Patents
Parallel-verarbeitungs-arrayInfo
- Publication number
- ATE362625T1 ATE362625T1 AT04744720T AT04744720T ATE362625T1 AT E362625 T1 ATE362625 T1 AT E362625T1 AT 04744720 T AT04744720 T AT 04744720T AT 04744720 T AT04744720 T AT 04744720T AT E362625 T1 ATE362625 T1 AT E362625T1
- Authority
- AT
- Austria
- Prior art keywords
- processing
- parallel processing
- processing array
- alu
- array
- Prior art date
Links
- 230000001419 dependent effect Effects 0.000 abstract 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
- G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/22—Arrangements for sorting or merging computer data on continuous record carriers, e.g. tape, drum, disc
- G06F7/32—Merging, i.e. combining data contained in ordered sequence on at least two record carriers to produce a single carrier or set of carriers having all the original data in the ordered sequence merging methods in general
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes
- G06F9/355—Indexed addressing
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Software Systems (AREA)
- Computing Systems (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Image Processing (AREA)
- Advance Control (AREA)
- Multi Processors (AREA)
- Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP03102550 | 2003-08-15 |
Publications (1)
Publication Number | Publication Date |
---|---|
ATE362625T1 true ATE362625T1 (de) | 2007-06-15 |
Family
ID=34178568
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AT04744720T ATE362625T1 (de) | 2003-08-15 | 2004-08-03 | Parallel-verarbeitungs-array |
Country Status (9)
Country | Link |
---|---|
US (1) | US7725681B2 (de) |
EP (1) | EP1656622B1 (de) |
JP (1) | JP2007503039A (de) |
KR (1) | KR20060060689A (de) |
CN (1) | CN100472505C (de) |
AT (1) | ATE362625T1 (de) |
DE (1) | DE602004006516T2 (de) |
TW (1) | TW200521702A (de) |
WO (1) | WO2005017765A2 (de) |
Families Citing this family (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7870182B2 (en) | 2003-12-29 | 2011-01-11 | Xilinx Inc. | Digital signal processing circuit having an adder circuit with carry-outs |
US7853634B2 (en) | 2003-12-29 | 2010-12-14 | Xilinx, Inc. | Digital signal processing circuit having a SIMD circuit |
US7849119B2 (en) | 2003-12-29 | 2010-12-07 | Xilinx, Inc. | Digital signal processing circuit having a pattern detector circuit |
US7840630B2 (en) | 2003-12-29 | 2010-11-23 | Xilinx, Inc. | Arithmetic logic unit circuit |
US7840627B2 (en) * | 2003-12-29 | 2010-11-23 | Xilinx, Inc. | Digital signal processing circuit having input register blocks |
US7853636B2 (en) | 2003-12-29 | 2010-12-14 | Xilinx, Inc. | Digital signal processing circuit having a pattern detector circuit for convergent rounding |
US7844653B2 (en) | 2003-12-29 | 2010-11-30 | Xilinx, Inc. | Digital signal processing circuit having a pre-adder circuit |
US7865542B2 (en) | 2003-12-29 | 2011-01-04 | Xilinx, Inc. | Digital signal processing block having a wide multiplexer |
US7853632B2 (en) | 2003-12-29 | 2010-12-14 | Xilinx, Inc. | Architectural floorplan for a digital signal processing circuit |
US7882165B2 (en) | 2003-12-29 | 2011-02-01 | Xilinx, Inc. | Digital signal processing element having an arithmetic logic unit |
US7860915B2 (en) | 2003-12-29 | 2010-12-28 | Xilinx, Inc. | Digital signal processing circuit having a pattern circuit for determining termination conditions |
CN101258480A (zh) * | 2005-09-05 | 2008-09-03 | 皇家飞利浦电子股份有限公司 | 具有分离串行模块的处理器阵列 |
US7441099B2 (en) * | 2006-10-03 | 2008-10-21 | Hong Kong Applied Science and Technology Research Institute Company Limited | Configurable SIMD processor instruction specifying index to LUT storing information for different operation and memory location for each processing unit |
US7958179B2 (en) | 2006-12-06 | 2011-06-07 | Electronics And Telecommunications Research Institute | Arithmetic method and device of reconfigurable processor |
CN101035071B (zh) * | 2007-04-16 | 2010-09-29 | 中国人民解放军国防科学技术大学 | 并行simd结构中条件数据路由方法 |
EP3153965B1 (de) * | 2008-03-10 | 2019-05-08 | Mobileye Vision Technologies Ltd. | Signalverarbeitung mit erweiterter umsetzungstabelle |
US8479133B2 (en) | 2009-01-27 | 2013-07-02 | Xilinx, Inc. | Method of and circuit for implementing a filter in an integrated circuit |
US8543635B2 (en) | 2009-01-27 | 2013-09-24 | Xilinx, Inc. | Digital signal processing block with preadder stage |
CN102651797A (zh) * | 2011-02-25 | 2012-08-29 | 西安邮电学院 | 一种新型阵列视频信号处理单元结构 |
CN103235762B (zh) * | 2013-04-19 | 2016-06-22 | 中国科学院自动化研究所 | 一种自索引寄存器文件堆装置 |
US9830150B2 (en) * | 2015-12-04 | 2017-11-28 | Google Llc | Multi-functional execution lane for image processor |
US10565492B2 (en) * | 2016-12-31 | 2020-02-18 | Via Alliance Semiconductor Co., Ltd. | Neural network unit with segmentable array width rotator |
US10565494B2 (en) * | 2016-12-31 | 2020-02-18 | Via Alliance Semiconductor Co., Ltd. | Neural network unit with segmentable array width rotator |
US10586148B2 (en) * | 2016-12-31 | 2020-03-10 | Via Alliance Semiconductor Co., Ltd. | Neural network unit with re-shapeable memory |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4025771A (en) * | 1974-03-25 | 1977-05-24 | Hughes Aircraft Company | Pipe line high speed signal processor |
JPH0743698B2 (ja) | 1985-04-08 | 1995-05-15 | 工業技術院長 | 並列デ−タ処理装置 |
EP0509055A4 (en) * | 1990-01-05 | 1994-07-27 | Maspar Computer Corp | Parallel processor memory system |
US5717947A (en) * | 1993-03-31 | 1998-02-10 | Motorola, Inc. | Data processing system and method thereof |
US5526501A (en) * | 1993-08-12 | 1996-06-11 | Hughes Aircraft Company | Variable accuracy indirect addressing scheme for SIMD multi-processors and apparatus implementing same |
JPH0830577A (ja) | 1994-07-15 | 1996-02-02 | Mitsubishi Electric Corp | Simdプロセッサ |
US5689677A (en) * | 1995-06-05 | 1997-11-18 | Macmillan; David C. | Circuit for enhancing performance of a computer for personal use |
US6272615B1 (en) * | 1997-05-02 | 2001-08-07 | Texas Instruments Incorporated | Data processing device with an indexed immediate addressing mode |
WO1999024903A1 (en) | 1997-11-07 | 1999-05-20 | Bops Incorporated | METHODS AND APPARATUS FOR EFFICIENT SYNCHRONOUS MIMD OPERATIONS WITH iVLIW PE-to-PE COMMUNICATION |
JP2001273267A (ja) | 2000-03-27 | 2001-10-05 | Ricoh Co Ltd | Simd型プロセッサー、並列処理装置、画像処理装置、複写機、プリンター、ファクシミリ装置、スキャナー、並列処理方法、画像処理方法およびその方法をコンピュータに実行させるプログラムを記録したコンピュータ読み取り可能な記録媒体 |
DE10159283A1 (de) * | 2001-12-04 | 2003-06-12 | Systemonic Ag | Verfahren und Anordnung zur Adressgenerierung in einem Prozessor |
-
2004
- 2004-08-03 AT AT04744720T patent/ATE362625T1/de not_active IP Right Cessation
- 2004-08-03 KR KR1020067003066A patent/KR20060060689A/ko not_active Application Discontinuation
- 2004-08-03 EP EP04744720A patent/EP1656622B1/de not_active Expired - Lifetime
- 2004-08-03 DE DE602004006516T patent/DE602004006516T2/de not_active Expired - Lifetime
- 2004-08-03 US US10/568,013 patent/US7725681B2/en active Active
- 2004-08-03 CN CNB2004800233398A patent/CN100472505C/zh not_active Expired - Lifetime
- 2004-08-03 WO PCT/IB2004/051372 patent/WO2005017765A2/en active IP Right Grant
- 2004-08-03 JP JP2006523713A patent/JP2007503039A/ja active Pending
- 2004-08-12 TW TW093124237A patent/TW200521702A/zh unknown
Also Published As
Publication number | Publication date |
---|---|
WO2005017765A3 (en) | 2005-04-21 |
CN100472505C (zh) | 2009-03-25 |
EP1656622B1 (de) | 2007-05-16 |
TW200521702A (en) | 2005-07-01 |
DE602004006516T2 (de) | 2008-01-17 |
DE602004006516D1 (de) | 2007-06-28 |
EP1656622A2 (de) | 2006-05-17 |
KR20060060689A (ko) | 2006-06-05 |
CN1836224A (zh) | 2006-09-20 |
JP2007503039A (ja) | 2007-02-15 |
US7725681B2 (en) | 2010-05-25 |
US20060253516A1 (en) | 2006-11-09 |
WO2005017765A2 (en) | 2005-02-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ATE362625T1 (de) | Parallel-verarbeitungs-array | |
US8918445B2 (en) | Circuit which performs split precision, signed/unsigned, fixed and floating point, real and complex multiplication | |
CY1112694T1 (el) | Δυναμικη μεταφραση διευθυνσης με διαχειριση πλαισιου | |
CN101203830A (zh) | 用于在交错的多线程环境中操作的数字信号处理器的寄存器堆 | |
IES20080198A2 (en) | A processor | |
ATE372542T1 (de) | Zugriff zum breiten speicher | |
RU2009114818A (ru) | Инструкция и логическая схема для выполнения операции скалярного произведения | |
TW200745850A (en) | Lookup table addressing system and method | |
TW200519735A (en) | Data element size control within parallel lanes of processing | |
WO2006084289A3 (en) | Fractional-word writable architected register for direct accumulation of misaligned data | |
WO2005109221A3 (en) | A bit serial processing element for a simd array processor | |
US20160140079A1 (en) | Implementing 128-bit simd operations on a 64-bit datapath | |
DE60115609D1 (de) | Datenverarbeitungsarchitektur mit bereichsprüfung für matrix | |
GB2383868A (en) | Cache dynamically configured for simultaneous accesses by multiple computing engines | |
DE602005019180D1 (de) | Datenverarbeitungsschaltung mit funktionseinheiten mit gemeinsamen leseports | |
Nazhandali et al. | A second-generation sensor network processor with application-driven memory optimizations and out-of-order execution | |
TW200928967A (en) | System and method of selectively accessing a register file | |
WO2017095547A1 (en) | Multi-functional execution lane for image processor | |
WO2003060747A3 (de) | Reconfigurierbarer prozessor | |
GB2429549A (en) | A cashflow funding system | |
EP1089168A3 (de) | Prozessor mit sehr langem Befehlswort | |
MY135903A (en) | Result partitioning within simd data processing systems | |
TWI223147B (en) | Dynamically reconfigurable data space | |
TW200516391A (en) | Data processing apparatus and method for transferring data values between a register file and a memory | |
US20220107804A1 (en) | Systems, apparatuses, and methods for dual complex multiply add of signed words |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |