ATE298437T1 - Gatter von parallelen prozessoren mit fehlertoleranz der prozessoren und rekonfigurierungsverfahren dafür - Google Patents

Gatter von parallelen prozessoren mit fehlertoleranz der prozessoren und rekonfigurierungsverfahren dafür

Info

Publication number
ATE298437T1
ATE298437T1 AT00949598T AT00949598T ATE298437T1 AT E298437 T1 ATE298437 T1 AT E298437T1 AT 00949598 T AT00949598 T AT 00949598T AT 00949598 T AT00949598 T AT 00949598T AT E298437 T1 ATE298437 T1 AT E298437T1
Authority
AT
Austria
Prior art keywords
processors
interconnecting
elements
processor
elementary
Prior art date
Application number
AT00949598T
Other languages
English (en)
Inventor
Fabien Clermidy
Thierry Collette
Original Assignee
Commissariat Energie Atomique
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Commissariat Energie Atomique filed Critical Commissariat Energie Atomique
Application granted granted Critical
Publication of ATE298437T1 publication Critical patent/ATE298437T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G06F11/202—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant
    • G06F11/2051—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant in regular structures
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G06F11/202—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant
    • G06F11/2023—Failover techniques
    • G06F11/2025—Failover techniques using centralised failover control functionality
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
    • G06F15/8023—Two dimensional arrays, e.g. mesh, torus
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G06F11/202—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant
    • G06F11/2041—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant with more than one idle spare processing component

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Computing Systems (AREA)
  • Hardware Redundancy (AREA)
  • Multi Processors (AREA)
  • Exchange Systems With Centralized Control (AREA)
  • Debugging And Monitoring (AREA)
  • Retry When Errors Occur (AREA)
AT00949598T 1999-07-02 2000-06-30 Gatter von parallelen prozessoren mit fehlertoleranz der prozessoren und rekonfigurierungsverfahren dafür ATE298437T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR9908553A FR2795840B1 (fr) 1999-07-02 1999-07-02 Reseau de processeurs paralleles avec tolerance aux fautes de ces processeurs, et procede de reconfiguration applicable a un tel reseau
PCT/FR2000/001860 WO2001002975A1 (fr) 1999-07-02 2000-06-30 Reseau de processeurs paralleles avec tolerance aux fautes de ces processeurs, et procede de reconfiguration applicable a un tel reseau

Publications (1)

Publication Number Publication Date
ATE298437T1 true ATE298437T1 (de) 2005-07-15

Family

ID=9547640

Family Applications (1)

Application Number Title Priority Date Filing Date
AT00949598T ATE298437T1 (de) 1999-07-02 2000-06-30 Gatter von parallelen prozessoren mit fehlertoleranz der prozessoren und rekonfigurierungsverfahren dafür

Country Status (6)

Country Link
US (1) US6681316B1 (de)
EP (1) EP1116130B1 (de)
AT (1) ATE298437T1 (de)
DE (1) DE60020933T2 (de)
FR (1) FR2795840B1 (de)
WO (1) WO2001002975A1 (de)

Families Citing this family (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2795839B1 (fr) * 1999-07-02 2001-09-07 Commissariat Energie Atomique Procede de reconfiguration applicable a un reseau d'elements fonctionnels identiques
US6745317B1 (en) * 1999-07-30 2004-06-01 Broadcom Corporation Three level direct communication connections between neighboring multiple context processing elements
US6938256B2 (en) 2000-01-18 2005-08-30 Galactic Computing Corporation System for balance distribution of requests across multiple servers using dynamic metrics
JP2001249824A (ja) * 2000-03-02 2001-09-14 Hitachi Ltd 論理エミュレーションプロセッサおよびそのモジュールユニット
US6816905B1 (en) * 2000-11-10 2004-11-09 Galactic Computing Corporation Bvi/Bc Method and system for providing dynamic hosted service management across disparate accounts/sites
US8538843B2 (en) * 2000-07-17 2013-09-17 Galactic Computing Corporation Bvi/Bc Method and system for operating an E-commerce service provider
US7002975B2 (en) * 2000-08-11 2006-02-21 Texas Instruments Incorporated Multiprocessor network node failure detection and recovery
DE60237433D1 (de) 2001-02-24 2010-10-07 Ibm Neuartiger massivparalleler supercomputer
KR100570145B1 (ko) * 2001-02-24 2006-04-12 인터내셔널 비지네스 머신즈 코포레이션 동적 재분할을 통해 수퍼컴퓨터에 장애 허용성을 제공하는방법
US7185174B2 (en) * 2001-03-02 2007-02-27 Mtekvision Co., Ltd. Switch complex selectively coupling input and output of a node in two-dimensional array to four ports and using four switches coupling among ports
AU2002252863A1 (en) * 2001-03-02 2002-09-19 Atsana Semiconductor Corp. An apparatus for controlling access in a data processor
US7000033B2 (en) * 2001-09-28 2006-02-14 Sun Microsystems, Inc. Mapping of nodes in an interconnection fabric
FR2838209B1 (fr) * 2002-04-03 2005-02-04 Centre Nat Rech Scient Architecture de transport de donnees en anneau comprenant un reseau de retropropagation
US7451183B2 (en) * 2003-03-21 2008-11-11 Hewlett-Packard Development Company, L.P. Assembly and method for balancing processors in a partitioned server
JP2005078177A (ja) * 2003-08-28 2005-03-24 Nec Electronics Corp 並列演算装置
US7635987B1 (en) * 2004-12-13 2009-12-22 Massachusetts Institute Of Technology Configuring circuitry in a parallel processing environment
US7958341B1 (en) 2008-07-07 2011-06-07 Ovics Processing stream instruction in IC of mesh connected matrix of processors containing pipeline coupled switch transferring messages over consecutive cycles from one link to another link or memory
US8327114B1 (en) 2008-07-07 2012-12-04 Ovics Matrix processor proxy systems and methods
US8145880B1 (en) 2008-07-07 2012-03-27 Ovics Matrix processor data switch routing systems and methods
US7870365B1 (en) 2008-07-07 2011-01-11 Ovics Matrix of processors with data stream instruction execution pipeline coupled to data switch linking to neighbor units by non-contentious command channel / data channel
US8131975B1 (en) 2008-07-07 2012-03-06 Ovics Matrix processor initialization systems and methods
RU2471008C2 (ru) * 2010-12-09 2012-12-27 Михаил Яковлевич Шпирт Способ извлечения золота из золотосодержащего природного сырья
US9160617B2 (en) * 2012-09-28 2015-10-13 International Business Machines Corporation Faulty core recovery mechanisms for a three-dimensional network on a processor array
US8990616B2 (en) * 2012-09-28 2015-03-24 International Business Machines Corporation Final faulty core recovery mechanisms for a two-dimensional network on a processor array
CN105975435A (zh) * 2016-06-17 2016-09-28 广东工业大学 一种含开关及连线故障的处理器阵列的重构方法
US11114138B2 (en) 2017-09-15 2021-09-07 Groq, Inc. Data structures with multiple read ports
US11868804B1 (en) 2019-11-18 2024-01-09 Groq, Inc. Processor instruction dispatch configuration
US11243880B1 (en) 2017-09-15 2022-02-08 Groq, Inc. Processor architecture
US11360934B1 (en) 2017-09-15 2022-06-14 Groq, Inc. Tensor streaming processor architecture
US11170307B1 (en) 2017-09-21 2021-11-09 Groq, Inc. Predictive model compiler for generating a statically scheduled binary with known resource constraints
US11204976B2 (en) 2018-11-19 2021-12-21 Groq, Inc. Expanded kernel generation
US11115147B2 (en) * 2019-01-09 2021-09-07 Groq, Inc. Multichip fault management
US20220171829A1 (en) 2019-03-11 2022-06-02 Untether Ai Corporation Computational memory
WO2020183396A1 (en) * 2019-03-11 2020-09-17 Untether Ai Corporation Computational memory
US11342944B2 (en) 2019-09-23 2022-05-24 Untether Ai Corporation Computational memory with zero disable and error detection
US11468002B2 (en) 2020-02-28 2022-10-11 Untether Ai Corporation Computational memory with cooperation among rows of processing elements and memory thereof

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3681463D1 (de) * 1985-01-29 1991-10-24 Secr Defence Brit Verarbeitungszelle fuer fehlertolerante matrixanordnungen.
US5323335A (en) * 1991-07-05 1994-06-21 General Electric Co. Regular and fault-tolerant Kalman filter systolic arrays
EP1046994A3 (de) * 1994-03-22 2000-12-06 Hyperchip Inc. Direkte Zellenersetzung für fehlertolerante Architektur mit gänzlich integrierten Systemen und mit Mitteln zur direkten Kommunikation mit Systembediener

Also Published As

Publication number Publication date
DE60020933D1 (de) 2005-07-28
DE60020933T2 (de) 2006-05-11
FR2795840B1 (fr) 2001-08-31
WO2001002975A1 (fr) 2001-01-11
EP1116130B1 (de) 2005-06-22
EP1116130A1 (de) 2001-07-18
FR2795840A1 (fr) 2001-01-05
US6681316B1 (en) 2004-01-20

Similar Documents

Publication Publication Date Title
ATE298437T1 (de) Gatter von parallelen prozessoren mit fehlertoleranz der prozessoren und rekonfigurierungsverfahren dafür
ATE355557T1 (de) Rekonfigurierungsverfahren für ein gatter von identischen funktionselementen
DE69919632D1 (de) Fehlertoleranz durch N-modulare Softwareredundanz unter Verwendung von indirekter Instrumentierung
SE9600998L (sv) Anordning för relativ förflyttning av två element (Fall 1)
SE9704746L (sv) Dubbelfjädermadrass samt tillverkningsmetod för en sådan madrass
ATE382161T1 (de) Wiederherstellungsrechner für eine mehrzahl von vernetzten rechnern
ATE368986T1 (de) Redundanz und lastausgleich in einer telekommunikationseinheit und system
DE69733266D1 (de) Ausfallsicheres und ereignisgesteuertes transaktions-system und verfahren
ATE418814T1 (de) Lose polarisiertes, heterogenes, rekonfigurierbares gatterfeld
EP0826598A3 (de) Ablösevorrichtung
DE68922880D1 (de) Selbstprüfende Majoritätsvotumlogik für fehlertolerante Rechnungsanwendungen.
DE69223990D1 (de) Auch gegen mehrfachfehler sicherer, fehlertoleranter taktgeber
Banerjee Strategies for reconfiguring hypercubes under faults
DE60011223D1 (de) Siebbelag für schwingsieb
ATA147398A (de) Begrenzungsmauer, insbesonders für beeteinfassungen, frühbeete, abgrenzungen in garten- und grünanlagen oder dergleichen
Werner The role of topology and geometry in optimal network design
DE50303713D1 (de) Verteilereinrichtung einer telekommunikationsanlage
WO2002087154A3 (en) Router topology having n on 1 redundancy
DE3481069D1 (de) Verstaerkte, mehrschichtige stoffbahn.
BR0211512A (pt) Par de elementos de refino co-atuantes
FI20011060A0 (fi) Suodatinelementti ja menetelmä levyjen valmistamiseksi
DE602004030433D1 (de) Schallwandsystem für eine abgehängte Decke
DE69609124D1 (de) Maschine zum Wenden von Strümpfen mit richtiger Seite nach aussen, mit hoher Betriebszuverlässigkeit
ATE355998T1 (de) Fehlertolerantes system
DE68918208D1 (de) Zwei Fehler tolerierendes Betätigungsgerät.

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties