ATE16426T1 - Computer mit speicher fuer mehrere gleichzeitige benutzer. - Google Patents

Computer mit speicher fuer mehrere gleichzeitige benutzer.

Info

Publication number
ATE16426T1
ATE16426T1 AT80900220T AT80900220T ATE16426T1 AT E16426 T1 ATE16426 T1 AT E16426T1 AT 80900220 T AT80900220 T AT 80900220T AT 80900220 T AT80900220 T AT 80900220T AT E16426 T1 ATE16426 T1 AT E16426T1
Authority
AT
Austria
Prior art keywords
memory
computer
data items
multiple simultaneous
simultaneous users
Prior art date
Application number
AT80900220T
Other languages
German (de)
English (en)
Inventor
Herbert W Sullivan
Leonard Allen Cohn
Original Assignee
Sullivan Computer
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sullivan Computer filed Critical Sullivan Computer
Application granted granted Critical
Publication of ATE16426T1 publication Critical patent/ATE16426T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/1652—Handling requests for interconnection or transfer for access to memory bus based on arbitration in a multiprocessor architecture
    • G06F13/1657—Access to multiple memories
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0804—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with main memory updating

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Bus Control (AREA)
  • Memory System (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Debugging And Monitoring (AREA)
AT80900220T 1979-01-09 1980-01-07 Computer mit speicher fuer mehrere gleichzeitige benutzer. ATE16426T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US200479A 1979-01-09 1979-01-09
PCT/US1980/000007 WO1980001421A1 (en) 1979-01-09 1980-01-07 Shared memory computer method and apparatus

Publications (1)

Publication Number Publication Date
ATE16426T1 true ATE16426T1 (de) 1985-11-15

Family

ID=21698800

Family Applications (1)

Application Number Title Priority Date Filing Date
AT80900220T ATE16426T1 (de) 1979-01-09 1980-01-07 Computer mit speicher fuer mehrere gleichzeitige benutzer.

Country Status (6)

Country Link
EP (1) EP0023213B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP (1) JPH048824B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
AT (1) ATE16426T1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
CA (1) CA1138119A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE (1) DE3071216D1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
WO (1) WO1980001421A1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5111530A (en) * 1988-11-04 1992-05-05 Sony Corporation Digital audio signal generating apparatus
AU5877799A (en) 1998-09-18 2000-04-10 Pixelfusion Limited Apparatus for use in a computer system
US7847755B1 (en) 2005-05-23 2010-12-07 Glance Networks Method and apparatus for the identification and selective encoding of changed host display information
US8484291B1 (en) 2008-04-02 2013-07-09 Glance Networks, Inc. Method and apparatus for selecting commands for transmission from an updated queue
WO2013033882A1 (en) 2011-09-05 2013-03-14 Huawei Technologies Co., Ltd. A method and apparatus for storing data

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3449724A (en) * 1966-09-12 1969-06-10 Ibm Control system for interleave memory
US3588829A (en) * 1968-11-14 1971-06-28 Ibm Integrated memory system with block transfer to a buffer store
US3670309A (en) * 1969-12-23 1972-06-13 Ibm Storage control system
US3678470A (en) * 1971-03-09 1972-07-18 Texas Instruments Inc Storage minimized optimum processor
NL7106491A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * 1971-05-12 1972-11-14
US3723976A (en) * 1972-01-20 1973-03-27 Ibm Memory system with logical and real addressing
US3812473A (en) * 1972-11-24 1974-05-21 Ibm Storage system with conflict-free multiple simultaneous access
US3848234A (en) * 1973-04-04 1974-11-12 Sperry Rand Corp Multi-processor system with multiple cache memories
US3845474A (en) * 1973-11-05 1974-10-29 Honeywell Inf Systems Cache store clearing operation for multiprocessor mode
US3896419A (en) * 1974-01-17 1975-07-22 Honeywell Inf Systems Cache memory store in a processor of a data processing system
US4084231A (en) * 1975-12-18 1978-04-11 International Business Machines Corporation System for facilitating the copying back of data in disc and tape units of a memory hierarchial system
FR2344094A1 (fr) * 1976-03-10 1977-10-07 Cii Systeme de gestion coherente des echanges entre deux niveaux contigus d'une hierarchie de memoires
US4070706A (en) * 1976-09-20 1978-01-24 Sperry Rand Corporation Parallel requestor priority determination and requestor address matching in a cache memory system

Also Published As

Publication number Publication date
DE3071216D1 (en) 1985-12-12
WO1980001421A1 (en) 1980-07-10
EP0023213B1 (en) 1985-11-06
JPH048824B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1992-02-18
JPS56500153A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1981-02-12
CA1138119A (en) 1982-12-21
EP0023213A4 (en) 1981-08-31
EP0023213A1 (en) 1981-02-04

Similar Documents

Publication Publication Date Title
DE3867837D1 (de) Eingangs-/ausgangsarchitektur fuer ringverbundene verteilte-speicher-parallelrechner.
IL144067A0 (en) System and method of presenting channelized data
ES2096647T3 (es) Perturbador de television.
ES2142384T3 (es) Aparato y metodo para la seleccion de un juego de caracteres.
EP0744748A3 (en) High memory capacity DIMM with data and state memory
EP1246061A3 (en) A serverless distributed file system
DE69130737D1 (de) Puffersystem, um daten dynamisch an mehrere speicherelemente weiterzuleiten
IT8022950A0 (it) Visualizzatore girevole per la visualizzazione di dati disposti secondo due orientazioni diverse.
ES483745A1 (es) Sistema de proceso de datos
DE69028809D1 (de) Fehlertoleranter Speicher
PE8491A1 (es) Sistema y metodo de revestimiento de imagen digital
DE3769739D1 (de) Lager- und transportkasten fuer regallager.
ATE260489T1 (de) System und verfahren zum erstellen von erfüllungsregeln für handelsysteme
ATE16426T1 (de) Computer mit speicher fuer mehrere gleichzeitige benutzer.
IT8024693A0 (it) Apparecchiatura e procedimento per la memorizzazione di dati.
ATE23928T1 (de) Wortverarbeitungssystem.
ATE99819T1 (de) Verfahren zur generierung einer zufallszahl fuer die verschluesselte uebertragung von daten, unter verwendung eines variablen startwertes.
EP0400820A3 (en) Content addressable memory
EP0366864A3 (en) Method and system for storing messages
DE3750296D1 (de) Anordnung zum wechseln und aufbewahren von schautafeln.
WO1998002886A3 (en) Memory with fast decoding
DE3882322D1 (de) Statischer speicher in schottky-technologie.
ES2145754T3 (es) Soporte movil de datos y dispositivo para el intercambio de datos.
MX9207034A (es) Sistema de representacion de imagen por coordenadas globales.
GB2019154A (en) Improvements in or relating to display systems

Legal Events

Date Code Title Description
UEP Publication of translation of european patent specification
EELA Cancelled due to lapse of time