WO1996021974A1 - Serial peripheral interface - Google Patents
Serial peripheral interface Download PDFInfo
- Publication number
- WO1996021974A1 WO1996021974A1 PCT/AU1996/000013 AU9600013W WO9621974A1 WO 1996021974 A1 WO1996021974 A1 WO 1996021974A1 AU 9600013 W AU9600013 W AU 9600013W WO 9621974 A1 WO9621974 A1 WO 9621974A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- serial
- parallel
- bus
- data
- output
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G07—CHECKING-DEVICES
- G07F—COIN-FREED OR LIKE APPARATUS
- G07F17/00—Coin-freed apparatus for hiring articles; Coin-freed facilities or services
- G07F17/32—Coin-freed apparatus for hiring articles; Coin-freed facilities or services for games, toys, sports, or amusements
- G07F17/3202—Hardware aspects of a gaming system, e.g. components, construction, architecture thereof
-
- G—PHYSICS
- G07—CHECKING-DEVICES
- G07F—COIN-FREED OR LIKE APPARATUS
- G07F17/00—Coin-freed apparatus for hiring articles; Coin-freed facilities or services
- G07F17/32—Coin-freed apparatus for hiring articles; Coin-freed facilities or services for games, toys, sports, or amusements
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M9/00—Parallel/series conversion or vice versa
Definitions
- the present invention relates generally to slot machines and in particular the invention provides an improved signal distribution method within a slot machine cabinet.
- signals are distributed from a central processing unit via parallel interfaces located in close proximity to the processor, which provide buffered drivers to drive signals which are distributed to points throughout the cabinet via large wiring loom.
- Such arrangements have the disadvantage that wiring is complex and e.xpensive and that wired looms are susceptible to electrical noise, making it necessary to provide noise protection.
- the present invention provides a peripheral interface system for a digital processor, the interface comprising parallel input/output (I/O) means arranged to interface with a parallel input/output bus of a digital processing unit, parallel to serial conversion means arranged to convert a data word from the parallel I/O bus to a serial data string on a serial output data line of a serial bus, serial to parallel conversion means arranged to convert a serial data string on a serial input data line of the serial bus to a data word on the parallel I/O bus, clock means arranged to provide timing signals for the interface and control means arranged to control the transfer of data between the parallel I O bus and the peripheral serial bus, the control means also providing a bus clock, a data enable signal, and a reset signal on the serial bus in addition to the input and output serial data lines.
- I/O parallel input/output
- the interface provides a plurality of serial buses, each connected in parallel to the serial to parallel and parallel to serial conversion means, the clock means and the control means, there being a separate data enable signal for each channel.
- serial channels are provided for each parallel interface.
- the present invention provides a slot machine comprising game playing means and control means wherein the game playing means includes at least one peripheral device and communication between the control means and the at least one peripheral device is via a serial interface system as hereinbefore described.
- a distribution board is provided to interconnect with the serial bus to demultiplex the serial bus output signals and to drive output devices and to receive input signals from input devices and to multiplex these into serial bus signals.
- Figure 1 schematically illustrates an embodiment of a serial interface system according to the present invention
- Figure 2 is a listing of a source file for a Gate Array Logic (GAL) device used in the control circuit of the serial interface system of Figure 1;
- GAL Gate Array Logic
- Figure 3 diagrammatically illustrates a timing diagram for the serial interface of Figure 1;
- FIGs 4 and 5 schematically illustrate two possible configurations for driving mechanical meters from the serial interface of Figure 1;
- Figure 6 schematically illustrates the overall configuration of the serial interfaces provided in the machine of the preferred embodiment. Detailed Description of the Embodiment
- ASIC Application Specific Integrated Circuit
- the ASIC processor includes several interrupt inputs. From a formal point of view all these inputs along with any signal used to acknowledge the interrupts to the peripherals can be grouped as a bus.
- Direct Output refers to those outputs that are directly under processor control either through a parallel port or through an SPI bus. They are not part of a specific bus nor do they follow a protocol like the NRZ protocol of the asynchronous serial interfaces.
- the system has two types of Direct Outputs:
- the Slow Direct Outputs are outputs that control relatively slow devices such as lamps and solenoids.
- the Slow Direct Outputs can be updated 60 times a second.
- the Fast Direct Outputs require immediate processor action. They are normally connected to a parallel output port.
- the system has three types of inputs: 1. Slow Inputs
- the Slow Inputs are inputs that are scanned at relatively low speed. That speed is dependent on the power of the processor and the electronic hardware through which the signal can travel. As they are slow they can be heavily filtered and optically coupled to get excellent noise immunity.
- the Slow Inputs are scanned 60 times a second.
- Fast Inputs are those that are scanned periodically. They are associated with devices that are relatively fast but either they should be periodically read for a particular reason or they can remain unattended for a relatively long time without problem. Most of the handshake lines are in this category and they are normally associated with serial channels.
- the Serial Peripheral Interface is designed to drive multiple SPI peripherals via a simple serial connection.
- the number of devices controlled is easily expanded without modifying the looming or main board interface.
- An overall block diagram of the SPI interface is illustrated in Figure 6 and a block diagram of the conversion and control arrangement is illustrated in Figure 1.
- Peripheral outputs are provided by a power driver chip (refer to Figures 4 and 5) which drives fully protected output channels from the SPI interface. Each channel is short circuit and overvoltage protected, with diagnostic fault readback of short and open circuits. These control the lamps and mechanical meters.
- Peripheral inputs use CMOS logic parallel load shift registers, which are easily interfaced to the SPI. A range of chips is suitable for this purpose. The door buttons are read using this interface.
- the SPI interface uses 4 output signals and 1 input signal. These are:
- the serial interface system is designed around an SPI controller, whose outputs and inputs are multiplexed onto one of seven channels via an SPI Channel address.
- the NSIOE signal is asserted (low).
- the first data bit is transmitted, then the clock raised to allow the SPI devices to clock in the data.
- the data input, DIN is read back into the shift register.
- Each subsequent bit is shifted out and clocked, until all 8 bits have shifted out, whereupon an interrupt will be generated to the CPU.
- the CPU will then start the transfer of the next byte, or negate NSIOE to end the cycle.
- the main door interface uses 2 SPI channels to scan the button switches and control the button lamps.
- the switches need to be read at a relatively high rate to give good button response.
- the lamps are updated at a slower rate, especially when they do not change. Lamps are updated a minimum of twice a second to protect against EMC induced corruption.
- the reduced number of interface lines reduces the cost of EMC protection.
- the door board may have 1G outputs and 16 inputs, which would require EMC protection for 32 lines using a parallel interface.
- the SPI design reduces this to 5 lines requiring protection, which in this design is via opto-isolators.
- the control logic and shift registers can handle only 1 SPI channel, but their data I/O to the SPI is multiplexed.
- up to 7 channels allows the use of smaller SPI loops that can be scanned at different rates.
- the door push buttons need to be scanned at a high rate, but lamps and mechanical meters are scanned at a relatively low rate.
- a fault in one SPI channel will not shut the other channels down. If only one channel were used for the entire machine, the scan rate would be the same for all channels and it would be more susceptible to faults.
- channels are:-
- Channel 0 is a null channel used to deselect all other channels. Because each SPI channel is always a loop, software can detect the length of the loop to check hardware configuration and detect any hardware failures.
- Serial Peripheral Interface channels are used in the present machine to drive:
- the timing, shown in Figure 3 has been designed to accommodate several types of shift register devices.
- RENABLE Is registered ENABLE, i.e. synchronised to the clock Data is shifted in and out of the 8 bit data shift register on the rising edge of CLK299.
- SCLK is a version of CLK299 transmitted to the SPI devices. CLK299 has an extra pulse, used to write data into the 8 bit shift register.
- ENABLE is synchronised to the clock as RENABLE: 3. ENABLE generates a pulse to write the byte of data into the shift register;
- RENABLE triggers 8 more pulses on the clock CLK 299 to shift serial data into and out of the shift register chip
- the CPU then write the next byte, or terminates the cycle by negating NSIOE.
- the output (DOUT) of the shift register 101 is distributed to one of seven SPI output channels via an SPI output bus and optocoupler 102, with the exception of one channel which is connected to the 8 bit logic door input circuit 104 on the main board and therefore does not require isolation.
- a one line to 8 line multiplexer 105 generates channel selection signals NSIOEO-7 which select input/output devices when they are to be connected to the SPI output bus.
- NSIOEO-7 select input/output devices
- 104 and the main board inputs 107 are isolated from the main board via optocouplers 103 and all are multiplexed into the shift register 101 input (DIN) via an 8 line to 1 line multiplexer 106.
- Optical isolation for NSIOEO- 5, which travel off of the main board, is provided by optical couplers 108.
- SPI channel addresses to the multiplexers 105, 106 are held in a latch 109 which is written to from the processor via the data bus BD(0.7). Every time a byte goes out of the shift register 101 another byte goes in. The system reads the inputs by writing the outputs in a cyclic process.
- the values written in certain conditions can be read back in the next scan period to check for consistency.
- the interface also allows the reading of status information back from devices with that facility.
- All SPI signals carried off of the main board are optically coupled 102, 103, 108 (using a current loop) for inter-board isolation.
- the SPI bus supports the following devices:
- a MAX 7219 LED driver chip serial interface is connected to the end of SPI loops to derive a 7 segment display. Dot matrix displays can be interfaced in the same way.
- Seven segment led displays are also driven serially through SPI Channel #5. They may or may not be multiplexed (as previously described depending upon the requirements of the particular machine.
- the more attractive option is the second one. It will give the maximum flexibility and is the only way of minimising the looms. It will not require a specific line to sense disconnection of the meter, since if one meter, or the whole board, is disconnected the status read back by the processor will change sense.
- the system supports up to 12 meters.
- the present machine also supports a light tower which is connected to a connector on either the top box distribution or mechanical meter board, both of which use TPIC2802 and SPI interface.
- the connector is called "Top Box Connector”. Four light-tower lamps are supported.
- the top box also provides animation lamps which are driven using TPIC2802 serial drivers and the first SPI bus.
- the system will drive 24 lamps. If more lamps are required the serial nature of the SPI bus allows for a second Distribution Board to give extra lamps.
- the door buttons contain both lamps and switches.
- buttons A maximum of 16 buttons and 32 lamps are supported.
- the buttons are read through a shift register and the lamps driven through a TPIC2802.
- Each button and the lamp that it contains are handled from the same connector on the Distribution Board mounted in the door. There are 16 connectors on each distribution board to handle 16 lamps and buttons.
- the Jackpot switch is a Slow Direct Input and is connected along with the Operator Switch (also a Slow Direct Input) via a single connector.
- These inputs are Schmitt trigger inputs with pull up resistors.
- the switches connect the inputs to ground.
- the ground lines use an RC filter for ESD and EMI suppression and rejection.
- the SPI bus is implemented on an SPI bus driver and interface board.
- the bus is multiplexed into 7 separate channels, of which only one channel is accessible at any given time.
- the SPI signals have the following specifications:
- the baud rate (bit clock) of the SPI is 8 KHz and the inputs and outputs are referenced to the +22 Volts/+9 Volt ground.
- the SPI driver board supports 7 SPI channels selected via 3 bits in an output register.
Abstract
Description
Claims
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
NZ298710A NZ298710A (en) | 1995-01-11 | 1996-01-11 | Serial parallel peripheral interface system for processor |
DE19681137T DE19681137T1 (en) | 1995-01-11 | 1996-01-11 | Serial peripheral device interface |
AU44267/96A AU690799B2 (en) | 1995-01-11 | 1996-01-11 | Serial peripheral interface |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AUPN049295 | 1995-01-11 | ||
AUPN0492 | 1995-01-11 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1996021974A1 true WO1996021974A1 (en) | 1996-07-18 |
Family
ID=3784907
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/AU1996/000013 WO1996021974A1 (en) | 1995-01-11 | 1996-01-11 | Serial peripheral interface |
Country Status (3)
Country | Link |
---|---|
DE (1) | DE19681137T1 (en) |
NZ (1) | NZ298710A (en) |
WO (1) | WO1996021974A1 (en) |
Cited By (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2326505A (en) * | 1997-06-20 | 1998-12-23 | Barcrest Ltd | Entertainment machine including a serial bus |
FR2766948A1 (en) * | 1997-07-31 | 1999-02-05 | Gemplus Card Int | METHOD FOR MONITORING MONEY SUMS RETURNED BY AN ELECTRONIC COIN OF A GAMING MACHINE |
DE19752031A1 (en) * | 1997-11-24 | 1999-05-27 | Sgs Thomson Microelectronics | Method of selective digital serial communications of bit sequences |
EP0920154A2 (en) * | 1997-11-24 | 1999-06-02 | STMicroelectronics GmbH | Method and circuit for selective and digital and serial transmission |
EP1052775A2 (en) * | 1999-05-12 | 2000-11-15 | Siemens Aktiengesellschaft | Integrated switching circuit of a power switch with galvanically separated control |
EP1074956A1 (en) * | 1999-08-05 | 2001-02-07 | Wms Gaming, Inc. | Gaming device with serial connections |
WO2002009052A2 (en) * | 2000-07-18 | 2002-01-31 | Igt | Communication interface for gaming machine |
DE19943323B4 (en) * | 1999-09-10 | 2009-07-23 | Harman Becker Automotive Systems Gmbh | Method and circuit arrangement for digital data transmission |
CN102981996A (en) * | 2012-11-26 | 2013-03-20 | 福州瑞芯微电子有限公司 | Expansion device and method for periphery interfaces |
US8433838B2 (en) | 2010-09-17 | 2013-04-30 | International Business Machines Corporation | Remote multiplexing devices on a serial peripheral interface bus |
US8579705B1 (en) * | 1998-06-17 | 2013-11-12 | Eugene Thomas Bond | Software verification and authentication |
WO2014042864A1 (en) * | 2012-09-13 | 2014-03-20 | General Electric Company | Systems and methods for improved linking of master and slave devices |
CN104102512A (en) * | 2014-07-17 | 2014-10-15 | 哈尔滨工业大学 | Embedded platform IO equipment dynamic identification system based on external interruption and IO equipment dynamic identification method of system |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2139390A (en) * | 1983-05-02 | 1984-11-07 | Ainsworth Nominees Pty Ltd | Gaming machine communication system |
GB2200779A (en) * | 1986-12-03 | 1988-08-10 | Jpm | Electronic control systems |
EP0443420A2 (en) * | 1990-02-20 | 1991-08-28 | Bally Gaming International, Inc. | Gaming system accumulating progressive jackpot values |
WO1993025028A1 (en) * | 1992-05-27 | 1993-12-09 | Abb Strömberg Kojeet Oy | A data transfer method for an actuator system operating in an interfering environment |
WO1994010636A1 (en) * | 1992-11-02 | 1994-05-11 | The 3Do Company | Player bus apparatus and method |
-
1996
- 1996-01-11 DE DE19681137T patent/DE19681137T1/en not_active Withdrawn
- 1996-01-11 NZ NZ298710A patent/NZ298710A/en unknown
- 1996-01-11 WO PCT/AU1996/000013 patent/WO1996021974A1/en active Application Filing
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2139390A (en) * | 1983-05-02 | 1984-11-07 | Ainsworth Nominees Pty Ltd | Gaming machine communication system |
GB2200779A (en) * | 1986-12-03 | 1988-08-10 | Jpm | Electronic control systems |
EP0443420A2 (en) * | 1990-02-20 | 1991-08-28 | Bally Gaming International, Inc. | Gaming system accumulating progressive jackpot values |
WO1993025028A1 (en) * | 1992-05-27 | 1993-12-09 | Abb Strömberg Kojeet Oy | A data transfer method for an actuator system operating in an interfering environment |
WO1994010636A1 (en) * | 1992-11-02 | 1994-05-11 | The 3Do Company | Player bus apparatus and method |
Non-Patent Citations (1)
Title |
---|
"The Versatile SPI", Part 1 & 2 from ELECTRONIC ENGINEERING, Oct. 1989, pages 61-64 and November 1989, pages 39-44. * |
Cited By (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2326505B (en) * | 1997-06-20 | 2002-01-09 | Barcrest Ltd | Entertainment machines |
GB2326505A (en) * | 1997-06-20 | 1998-12-23 | Barcrest Ltd | Entertainment machine including a serial bus |
FR2766948A1 (en) * | 1997-07-31 | 1999-02-05 | Gemplus Card Int | METHOD FOR MONITORING MONEY SUMS RETURNED BY AN ELECTRONIC COIN OF A GAMING MACHINE |
WO1999006972A1 (en) * | 1997-07-31 | 1999-02-11 | Gemplus | Method for controlling sums of money restored by a slot machine electronic coin meter |
DE19752031A1 (en) * | 1997-11-24 | 1999-05-27 | Sgs Thomson Microelectronics | Method of selective digital serial communications of bit sequences |
EP0920154A2 (en) * | 1997-11-24 | 1999-06-02 | STMicroelectronics GmbH | Method and circuit for selective and digital and serial transmission |
DE19752031C2 (en) * | 1997-11-24 | 2000-08-17 | Sgs Thomson Microelectronics | Method and circuit arrangement for the selective digital transmission of bit sequences |
EP0920154A3 (en) * | 1997-11-24 | 2003-04-16 | STMicroelectronics GmbH | Method and circuit for selective and digital and serial transmission |
US8939834B2 (en) | 1998-06-17 | 2015-01-27 | Aristocrat Technologies Australia Pty Limited | Software verification and authentication |
US8579705B1 (en) * | 1998-06-17 | 2013-11-12 | Eugene Thomas Bond | Software verification and authentication |
EP1052775A2 (en) * | 1999-05-12 | 2000-11-15 | Siemens Aktiengesellschaft | Integrated switching circuit of a power switch with galvanically separated control |
EP1052775A3 (en) * | 1999-05-12 | 2004-12-22 | Siemens Aktiengesellschaft | Integrated switching circuit of a power switch with galvanically separated control |
EP1074956A1 (en) * | 1999-08-05 | 2001-02-07 | Wms Gaming, Inc. | Gaming device with serial connections |
DE19943323B4 (en) * | 1999-09-10 | 2009-07-23 | Harman Becker Automotive Systems Gmbh | Method and circuit arrangement for digital data transmission |
GB2383867A (en) * | 2000-07-18 | 2003-07-09 | Igt Reno Nev | Configurable hot-swap communication |
US7047338B1 (en) | 2000-07-18 | 2006-05-16 | Igt | Configurable hot-swap communication |
GB2383867B (en) * | 2000-07-18 | 2005-06-29 | Igt Reno Nev | A communication interface for a gaming machine and a method of communicating with a gaming machine |
WO2002009052A3 (en) * | 2000-07-18 | 2002-07-18 | Int Game Tech | Communication interface for gaming machine |
WO2002009052A2 (en) * | 2000-07-18 | 2002-01-31 | Igt | Communication interface for gaming machine |
US8433838B2 (en) | 2010-09-17 | 2013-04-30 | International Business Machines Corporation | Remote multiplexing devices on a serial peripheral interface bus |
WO2014042864A1 (en) * | 2012-09-13 | 2014-03-20 | General Electric Company | Systems and methods for improved linking of master and slave devices |
US9158728B2 (en) | 2012-09-13 | 2015-10-13 | General Electric Company | Systems and methods for improved linking of master and slave devices |
CN102981996A (en) * | 2012-11-26 | 2013-03-20 | 福州瑞芯微电子有限公司 | Expansion device and method for periphery interfaces |
CN104102512A (en) * | 2014-07-17 | 2014-10-15 | 哈尔滨工业大学 | Embedded platform IO equipment dynamic identification system based on external interruption and IO equipment dynamic identification method of system |
CN104102512B (en) * | 2014-07-17 | 2017-04-26 | 哈尔滨工业大学 | Embedded platform IO equipment dynamic identification system based on external interruption and IO equipment dynamic identification method of system |
Also Published As
Publication number | Publication date |
---|---|
DE19681137T1 (en) | 1998-02-26 |
NZ298710A (en) | 1999-01-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO1996021974A1 (en) | Serial peripheral interface | |
CA2104685C (en) | Serial testing of removable circuit boards on a backplane bus | |
CA1320004C (en) | Hybrid communications link adapter incorporating input/output and data communications technology | |
US6418481B1 (en) | Reconfigurable matrix switch for managing the physical layer of local area network | |
AU663468B2 (en) | Improvement in system for automatically monitoring copiers from a remote location | |
CN100541442C (en) | high performance serial bus testing method | |
US20050200882A9 (en) | System for automatically monitoring copiers from a remote location | |
US5386363A (en) | Aircraft load management center | |
US7047338B1 (en) | Configurable hot-swap communication | |
US7315551B2 (en) | Synchronous low voltage differential I/O buss | |
EP1816570A3 (en) | Integrated circuit I/O using a high performance bus interface | |
CN103259542B (en) | Low delay intermode trigger serial line interface for analog-digital converter | |
AU2001280565A1 (en) | Communication interface for gaming machine | |
JP2010028670A (en) | Serial communication system | |
AU690799B2 (en) | Serial peripheral interface | |
US8190800B2 (en) | Automatic vending machine with a plurality of modules and serial bus system | |
US6700898B1 (en) | Multiplexed output of status signals in ethernet transceiver | |
EP0260411B1 (en) | Direct-injection fifo shift register | |
CN100395744C (en) | Method and system for realizing central control of central control unit to single board | |
US4787025A (en) | Remote fan out facility for data terminals | |
US5948073A (en) | Multiplexing bus controller with input conditioning | |
US6457089B1 (en) | Microprocessor bus structure | |
CN210776241U (en) | Two-out-of-three safety input circuit of signal equipment | |
JPH0616277B2 (en) | Event distribution / combining device | |
JPH0530097B2 (en) |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AU DE NZ US |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE CH DE DK ES FR GB GR IE IT LU MC NL PT SE |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
ENP | Entry into the national phase |
Ref document number: 1997 860893 Country of ref document: US Date of ref document: 19970711 Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 298710 Country of ref document: NZ |
|
RET | De translation (de og part 6b) |
Ref document number: 19681137 Country of ref document: DE Date of ref document: 19980226 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 19681137 Country of ref document: DE |
|
122 | Ep: pct application non-entry in european phase |