US20160240690A1 - Semiconductor device - Google Patents
Semiconductor device Download PDFInfo
- Publication number
- US20160240690A1 US20160240690A1 US15/137,621 US201615137621A US2016240690A1 US 20160240690 A1 US20160240690 A1 US 20160240690A1 US 201615137621 A US201615137621 A US 201615137621A US 2016240690 A1 US2016240690 A1 US 2016240690A1
- Authority
- US
- United States
- Prior art keywords
- electrode layer
- film
- transistor
- oxide semiconductor
- insulating film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 351
- 239000013078 crystal Substances 0.000 claims description 56
- 239000000758 substrate Substances 0.000 claims description 42
- 229910052721 tungsten Inorganic materials 0.000 claims description 41
- 230000001681 protective effect Effects 0.000 claims description 40
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 claims description 39
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 14
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 14
- 229910052719 titanium Inorganic materials 0.000 claims description 12
- 239000010936 titanium Substances 0.000 claims description 12
- 229910052715 tantalum Inorganic materials 0.000 claims description 9
- 229910052782 aluminium Inorganic materials 0.000 claims description 8
- 229910052804 chromium Inorganic materials 0.000 claims description 7
- 229910052802 copper Inorganic materials 0.000 claims description 7
- 229910052750 molybdenum Inorganic materials 0.000 claims description 7
- 239000001301 oxygen Substances 0.000 abstract description 116
- 229910052760 oxygen Inorganic materials 0.000 abstract description 116
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 abstract description 115
- 230000015572 biosynthetic process Effects 0.000 abstract description 28
- 230000002349 favourable effect Effects 0.000 abstract description 14
- 229910052751 metal Inorganic materials 0.000 abstract description 14
- 239000002184 metal Substances 0.000 abstract description 12
- 150000004767 nitrides Chemical class 0.000 abstract description 6
- 238000009792 diffusion process Methods 0.000 abstract description 5
- 239000010408 film Substances 0.000 description 513
- 239000010410 layer Substances 0.000 description 480
- 238000000034 method Methods 0.000 description 58
- 238000010438 heat treatment Methods 0.000 description 47
- 239000000463 material Substances 0.000 description 38
- 239000011701 zinc Substances 0.000 description 37
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 35
- 239000010937 tungsten Substances 0.000 description 35
- 238000004544 sputter deposition Methods 0.000 description 34
- 239000003990 capacitor Substances 0.000 description 33
- 239000000523 sample Substances 0.000 description 31
- 125000004429 atom Chemical group 0.000 description 23
- 238000000151 deposition Methods 0.000 description 23
- 230000008021 deposition Effects 0.000 description 23
- 239000012535 impurity Substances 0.000 description 23
- 238000004458 analytical method Methods 0.000 description 22
- 239000007789 gas Substances 0.000 description 21
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 20
- 238000001004 secondary ion mass spectrometry Methods 0.000 description 20
- 229910052710 silicon Inorganic materials 0.000 description 19
- 239000010703 silicon Substances 0.000 description 19
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 description 19
- 238000005477 sputtering target Methods 0.000 description 17
- 229910052739 hydrogen Inorganic materials 0.000 description 16
- 239000001257 hydrogen Substances 0.000 description 16
- 229910052733 gallium Inorganic materials 0.000 description 15
- 229910052725 zinc Inorganic materials 0.000 description 15
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 14
- 230000006870 function Effects 0.000 description 13
- 229910052738 indium Inorganic materials 0.000 description 13
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 12
- 238000006243 chemical reaction Methods 0.000 description 12
- 238000005530 etching Methods 0.000 description 12
- 238000004519 manufacturing process Methods 0.000 description 12
- 230000008569 process Effects 0.000 description 12
- 238000012546 transfer Methods 0.000 description 12
- 239000004020 conductor Substances 0.000 description 11
- 230000009467 reduction Effects 0.000 description 10
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 9
- 238000003917 TEM image Methods 0.000 description 9
- 238000005259 measurement Methods 0.000 description 9
- 239000002245 particle Substances 0.000 description 8
- 229910052814 silicon oxide Inorganic materials 0.000 description 8
- 238000005229 chemical vapour deposition Methods 0.000 description 7
- 238000010586 diagram Methods 0.000 description 7
- 229910052757 nitrogen Inorganic materials 0.000 description 7
- 230000003287 optical effect Effects 0.000 description 7
- 230000002093 peripheral effect Effects 0.000 description 7
- XLOMVQKBTHCTTD-UHFFFAOYSA-N Zinc monoxide Chemical compound [Zn]=O XLOMVQKBTHCTTD-UHFFFAOYSA-N 0.000 description 6
- MRELNEQAGSRDBK-UHFFFAOYSA-N lanthanum(3+);oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[La+3].[La+3] MRELNEQAGSRDBK-UHFFFAOYSA-N 0.000 description 6
- PLDDOISOJJCEMH-UHFFFAOYSA-N neodymium(3+);oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[Nd+3].[Nd+3] PLDDOISOJJCEMH-UHFFFAOYSA-N 0.000 description 6
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 5
- 239000000956 alloy Substances 0.000 description 5
- 230000006399 behavior Effects 0.000 description 5
- 230000008859 change Effects 0.000 description 5
- 230000007547 defect Effects 0.000 description 5
- 238000002955 isolation Methods 0.000 description 5
- 230000007774 longterm Effects 0.000 description 5
- 239000000843 powder Substances 0.000 description 5
- 238000012545 processing Methods 0.000 description 5
- 229910052707 ruthenium Inorganic materials 0.000 description 5
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 4
- CURLTUGMZLYLDI-UHFFFAOYSA-N Carbon dioxide Chemical compound O=C=O CURLTUGMZLYLDI-UHFFFAOYSA-N 0.000 description 4
- 238000003491 array Methods 0.000 description 4
- 239000012298 atmosphere Substances 0.000 description 4
- 238000000231 atomic layer deposition Methods 0.000 description 4
- 229910052799 carbon Inorganic materials 0.000 description 4
- 230000006866 deterioration Effects 0.000 description 4
- 229910052732 germanium Inorganic materials 0.000 description 4
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 4
- 150000002431 hydrogen Chemical class 0.000 description 4
- PXHVJJICTQNCMI-UHFFFAOYSA-N nickel Substances [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 4
- 238000005546 reactive sputtering Methods 0.000 description 4
- 230000000717 retained effect Effects 0.000 description 4
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 4
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 4
- 229910001868 water Inorganic materials 0.000 description 4
- 239000011787 zinc oxide Substances 0.000 description 4
- 229910018137 Al-Zn Inorganic materials 0.000 description 3
- 229910018573 Al—Zn Inorganic materials 0.000 description 3
- HBBGRARXTFLTSG-UHFFFAOYSA-N Lithium ion Chemical compound [Li+] HBBGRARXTFLTSG-UHFFFAOYSA-N 0.000 description 3
- KJTLSVCANCCWHF-UHFFFAOYSA-N Ruthenium Chemical compound [Ru] KJTLSVCANCCWHF-UHFFFAOYSA-N 0.000 description 3
- 238000004380 ashing Methods 0.000 description 3
- 150000001875 compounds Chemical class 0.000 description 3
- 229910021419 crystalline silicon Inorganic materials 0.000 description 3
- AJNVQOSZGJRYEI-UHFFFAOYSA-N digallium;oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[Ga+3].[Ga+3] AJNVQOSZGJRYEI-UHFFFAOYSA-N 0.000 description 3
- 238000010894 electron beam technology Methods 0.000 description 3
- 238000002524 electron diffraction data Methods 0.000 description 3
- 229910001195 gallium oxide Inorganic materials 0.000 description 3
- YBMRDBCBODYGJE-UHFFFAOYSA-N germanium oxide Inorganic materials O=[Ge]=O YBMRDBCBODYGJE-UHFFFAOYSA-N 0.000 description 3
- 229910000449 hafnium oxide Inorganic materials 0.000 description 3
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 description 3
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 3
- XEEYBQQBJWHFJM-UHFFFAOYSA-N iron Substances [Fe] XEEYBQQBJWHFJM-UHFFFAOYSA-N 0.000 description 3
- 229910001416 lithium ion Inorganic materials 0.000 description 3
- CPLXHLVBOLITMK-UHFFFAOYSA-N magnesium oxide Inorganic materials [Mg]=O CPLXHLVBOLITMK-UHFFFAOYSA-N 0.000 description 3
- 239000000395 magnesium oxide Substances 0.000 description 3
- AXZKOIWUVFPNLO-UHFFFAOYSA-N magnesium;oxygen(2-) Chemical compound [O-2].[Mg+2] AXZKOIWUVFPNLO-UHFFFAOYSA-N 0.000 description 3
- 238000001451 molecular beam epitaxy Methods 0.000 description 3
- 229910052759 nickel Inorganic materials 0.000 description 3
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 3
- SIWVEOZUMHYXCS-UHFFFAOYSA-N oxo(oxoyttriooxy)yttrium Chemical compound O=[Y]O[Y]=O SIWVEOZUMHYXCS-UHFFFAOYSA-N 0.000 description 3
- PVADDRMAFCOOPC-UHFFFAOYSA-N oxogermanium Chemical compound [Ge]=O PVADDRMAFCOOPC-UHFFFAOYSA-N 0.000 description 3
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 description 3
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 description 3
- 239000003381 stabilizer Substances 0.000 description 3
- 229910001936 tantalum oxide Inorganic materials 0.000 description 3
- JBQYATWDVHIOAR-UHFFFAOYSA-N tellanylidenegermanium Chemical compound [Te]=[Ge] JBQYATWDVHIOAR-UHFFFAOYSA-N 0.000 description 3
- 239000010409 thin film Substances 0.000 description 3
- 229910001928 zirconium oxide Inorganic materials 0.000 description 3
- 229910018120 Al-Ga-Zn Inorganic materials 0.000 description 2
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 description 2
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 2
- 102100040844 Dual specificity protein kinase CLK2 Human genes 0.000 description 2
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 2
- 101000749291 Homo sapiens Dual specificity protein kinase CLK2 Proteins 0.000 description 2
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 2
- 229910020833 Sn-Al-Zn Inorganic materials 0.000 description 2
- 229910020868 Sn-Ga-Zn Inorganic materials 0.000 description 2
- 229910020994 Sn-Zn Inorganic materials 0.000 description 2
- 229910009069 Sn—Zn Inorganic materials 0.000 description 2
- 238000002441 X-ray diffraction Methods 0.000 description 2
- 229910007541 Zn O Inorganic materials 0.000 description 2
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 2
- 230000002159 abnormal effect Effects 0.000 description 2
- 229910002092 carbon dioxide Inorganic materials 0.000 description 2
- 239000001569 carbon dioxide Substances 0.000 description 2
- 238000002485 combustion reaction Methods 0.000 description 2
- 239000011521 glass Substances 0.000 description 2
- QOSATHPSBFQAML-UHFFFAOYSA-N hydrogen peroxide;hydrate Chemical compound O.OO QOSATHPSBFQAML-UHFFFAOYSA-N 0.000 description 2
- 239000011261 inert gas Substances 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- 150000002500 ions Chemical class 0.000 description 2
- 229910052742 iron Inorganic materials 0.000 description 2
- 230000005012 migration Effects 0.000 description 2
- 238000013508 migration Methods 0.000 description 2
- 238000002156 mixing Methods 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- 239000002159 nanocrystal Substances 0.000 description 2
- 239000012299 nitrogen atmosphere Substances 0.000 description 2
- 230000001590 oxidative effect Effects 0.000 description 2
- 230000003071 parasitic effect Effects 0.000 description 2
- 238000000206 photolithography Methods 0.000 description 2
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 2
- 229910010271 silicon carbide Inorganic materials 0.000 description 2
- 239000000779 smoke Substances 0.000 description 2
- 238000003860 storage Methods 0.000 description 2
- 238000012916 structural analysis Methods 0.000 description 2
- 229910052727 yttrium Inorganic materials 0.000 description 2
- 229910052726 zirconium Inorganic materials 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- 229910052684 Cerium Inorganic materials 0.000 description 1
- 102100040862 Dual specificity protein kinase CLK1 Human genes 0.000 description 1
- 229910052692 Dysprosium Inorganic materials 0.000 description 1
- 229910052691 Erbium Inorganic materials 0.000 description 1
- 229910052693 Europium Inorganic materials 0.000 description 1
- 229910052688 Gadolinium Inorganic materials 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 235000015842 Hesperis Nutrition 0.000 description 1
- 229910052689 Holmium Inorganic materials 0.000 description 1
- 101000749294 Homo sapiens Dual specificity protein kinase CLK1 Proteins 0.000 description 1
- 235000012633 Iberis amara Nutrition 0.000 description 1
- 229910052765 Lutetium Inorganic materials 0.000 description 1
- 229910052779 Neodymium Inorganic materials 0.000 description 1
- 240000007594 Oryza sativa Species 0.000 description 1
- 235000007164 Oryza sativa Nutrition 0.000 description 1
- 229910052777 Praseodymium Inorganic materials 0.000 description 1
- 229910052772 Samarium Inorganic materials 0.000 description 1
- 241001591005 Siga Species 0.000 description 1
- 229910020944 Sn-Mg Inorganic materials 0.000 description 1
- 229910052771 Terbium Inorganic materials 0.000 description 1
- 229910052775 Thulium Inorganic materials 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- 229910052769 Ytterbium Inorganic materials 0.000 description 1
- 229910009369 Zn Mg Inorganic materials 0.000 description 1
- 229910007573 Zn-Mg Inorganic materials 0.000 description 1
- 238000010521 absorption reaction Methods 0.000 description 1
- 230000001133 acceleration Effects 0.000 description 1
- 238000009825 accumulation Methods 0.000 description 1
- 238000004378 air conditioning Methods 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 229910021529 ammonia Inorganic materials 0.000 description 1
- 229910052786 argon Inorganic materials 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- GWXLDORMOJMVQZ-UHFFFAOYSA-N cerium Chemical compound [Ce] GWXLDORMOJMVQZ-UHFFFAOYSA-N 0.000 description 1
- 238000002425 crystallisation Methods 0.000 description 1
- 230000008025 crystallization Effects 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000003795 desorption Methods 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 239000000428 dust Substances 0.000 description 1
- KBQHZAAAGSGFKK-UHFFFAOYSA-N dysprosium atom Chemical compound [Dy] KBQHZAAAGSGFKK-UHFFFAOYSA-N 0.000 description 1
- UYAHIZSMUZPPFV-UHFFFAOYSA-N erbium Chemical compound [Er] UYAHIZSMUZPPFV-UHFFFAOYSA-N 0.000 description 1
- OGPBJKLSAFTDLK-UHFFFAOYSA-N europium atom Chemical compound [Eu] OGPBJKLSAFTDLK-UHFFFAOYSA-N 0.000 description 1
- 239000000284 extract Substances 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- UIWYJDYFSGRHKR-UHFFFAOYSA-N gadolinium atom Chemical compound [Gd] UIWYJDYFSGRHKR-UHFFFAOYSA-N 0.000 description 1
- 229910052735 hafnium Inorganic materials 0.000 description 1
- VBJZVLUMGGDVMO-UHFFFAOYSA-N hafnium atom Chemical compound [Hf] VBJZVLUMGGDVMO-UHFFFAOYSA-N 0.000 description 1
- 125000005843 halogen group Chemical group 0.000 description 1
- 229910001385 heavy metal Inorganic materials 0.000 description 1
- KJZYNXUDTRRSPN-UHFFFAOYSA-N holmium atom Chemical compound [Ho] KJZYNXUDTRRSPN-UHFFFAOYSA-N 0.000 description 1
- 238000007654 immersion Methods 0.000 description 1
- 229910003437 indium oxide Inorganic materials 0.000 description 1
- PJXISJQVUVHSOJ-UHFFFAOYSA-N indium(iii) oxide Chemical compound [O-2].[O-2].[O-2].[In+3].[In+3] PJXISJQVUVHSOJ-UHFFFAOYSA-N 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 229910000765 intermetallic Inorganic materials 0.000 description 1
- 229910052747 lanthanoid Inorganic materials 0.000 description 1
- 150000002602 lanthanoids Chemical class 0.000 description 1
- 229910052746 lanthanum Inorganic materials 0.000 description 1
- FZLIPJUXYLNCLC-UHFFFAOYSA-N lanthanum atom Chemical compound [La] FZLIPJUXYLNCLC-UHFFFAOYSA-N 0.000 description 1
- OHSVLFRHMCKCQY-UHFFFAOYSA-N lutetium atom Chemical compound [Lu] OHSVLFRHMCKCQY-UHFFFAOYSA-N 0.000 description 1
- 239000011777 magnesium Substances 0.000 description 1
- 229910052748 manganese Inorganic materials 0.000 description 1
- 238000002844 melting Methods 0.000 description 1
- 230000008018 melting Effects 0.000 description 1
- 239000013081 microcrystal Substances 0.000 description 1
- 239000011259 mixed solution Substances 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- QEFYFXOXNSNQGX-UHFFFAOYSA-N neodymium atom Chemical compound [Nd] QEFYFXOXNSNQGX-UHFFFAOYSA-N 0.000 description 1
- QJGQUHMNIGDVPM-UHFFFAOYSA-N nitrogen group Chemical group [N] QJGQUHMNIGDVPM-UHFFFAOYSA-N 0.000 description 1
- 239000003921 oil Substances 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 125000004430 oxygen atom Chemical group O* 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- PUDIUYLPXJFUGB-UHFFFAOYSA-N praseodymium atom Chemical compound [Pr] PUDIUYLPXJFUGB-UHFFFAOYSA-N 0.000 description 1
- 238000003825 pressing Methods 0.000 description 1
- 239000010453 quartz Substances 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- 238000001552 radio frequency sputter deposition Methods 0.000 description 1
- 235000009566 rice Nutrition 0.000 description 1
- KZUNJOHGWZRPMI-UHFFFAOYSA-N samarium atom Chemical compound [Sm] KZUNJOHGWZRPMI-UHFFFAOYSA-N 0.000 description 1
- 229910052594 sapphire Inorganic materials 0.000 description 1
- 239000010980 sapphire Substances 0.000 description 1
- VSZWPYCFIRKVQL-UHFFFAOYSA-N selanylidenegallium;selenium Chemical compound [Se].[Se]=[Ga].[Se]=[Ga] VSZWPYCFIRKVQL-UHFFFAOYSA-N 0.000 description 1
- 238000004098 selected area electron diffraction Methods 0.000 description 1
- 238000000391 spectroscopic ellipsometry Methods 0.000 description 1
- 238000004611 spectroscopical analysis Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- GZCRRIHWUXGPOV-UHFFFAOYSA-N terbium atom Chemical compound [Tb] GZCRRIHWUXGPOV-UHFFFAOYSA-N 0.000 description 1
- FRNOGLGSGLTDKL-UHFFFAOYSA-N thulium atom Chemical compound [Tm] FRNOGLGSGLTDKL-UHFFFAOYSA-N 0.000 description 1
- XOLBLPGZBRYERU-UHFFFAOYSA-N tin dioxide Chemical compound O=[Sn]=O XOLBLPGZBRYERU-UHFFFAOYSA-N 0.000 description 1
- 229910001887 tin oxide Inorganic materials 0.000 description 1
- 229910052723 transition metal Inorganic materials 0.000 description 1
- 238000005406 washing Methods 0.000 description 1
- NAWDYIZEMPQZHO-UHFFFAOYSA-N ytterbium Chemical compound [Yb] NAWDYIZEMPQZHO-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/7869—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/7869—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate
- H01L29/78693—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate the semiconducting oxide being amorphous
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02565—Oxide semiconducting materials not being Group 12/16 materials, e.g. ternary compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02551—Group 12/16 materials
- H01L21/02554—Oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/0257—Doping during depositing
- H01L21/02573—Conductivity type
- H01L21/02581—Transition metal or rare earth elements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/02631—Physical deposition at reduced pressure, e.g. MBE, sputtering, evaporation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32139—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/04—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/26—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, elements provided for in two or more of the groups H01L29/16, H01L29/18, H01L29/20, H01L29/22, H01L29/24, e.g. alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41733—Source or drain electrodes for field effect devices for thin film transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42384—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/45—Ohmic electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/4908—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET for thin film semiconductor, e.g. gate of TFT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1222—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer
- H01L27/1225—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer with semiconductor materials not belonging to the group IV of the periodic table, e.g. InGaZnO
Definitions
- the present invention relates to a semiconductor device including an oxide semiconductor and a method for fabricating the semiconductor device.
- a “semiconductor device” refers to a device that can function by utilizing semiconductor characteristics; an electro-optical device, a semiconductor circuit, and an electric device are all included in the category of the semiconductor device.
- TFT thin film transistor
- the transistor is applied to a wide range of electronic devices such as an integrated circuit (IC) or an image display device (display device).
- IC integrated circuit
- display device display device
- a silicon-based semiconductor material is widely known as a material for a semiconductor thin film applicable to a transistor.
- an oxide semiconductor has been attracting attention.
- Patent Document 1 a transistor whose active layer includes an amorphous oxide semiconductor containing indium (In), gallium (Ga), and zinc (Zn) is disclosed in Patent Document 1.
- Patent Document 1 Japanese Published Patent Application No. 2006-165528
- an oxygen vacancy in an oxide semiconductor becomes a donor; thus, in the case where the oxide semiconductor is used for a channel formation region of a transistor, an oxide semiconductor layer including as few oxygen vacancies as possible is preferably used.
- oxygen vacancies will increase in number from various causes.
- An increase in oxygen vacancies in an oxide semiconductor layer causes poor electrical characteristics in some cases; for example, the transistor becomes normally-on, leakage current increases, or threshold voltage is shifted due to stress application.
- an object of one embodiment of the present invention is to provide a semiconductor device in which an increase in oxygen vacancies in an oxide semiconductor layer can be suppressed. Another object is to provide a semiconductor device with favorable electrical characteristics. A further object is to provide a highly reliable semiconductor device.
- a semiconductor device in one embodiment, includes an oxide semiconductor layer in a channel formation region.
- An oxide insulating film below and in contact with the oxide semiconductor layer and a gate insulating film over and in contact with the oxide semiconductor layer are used to supply oxygen of the oxide insulating film or the gate insulating film to the oxide semiconductor layer.
- a conductive nitride is used for a metal film of a source electrode layer and a drain electrode layer, whereby diffusion or transfer of oxygen to the metal film is suppressed. Details are described below.
- One embodiment of the present invention is a semiconductor device including an oxide insulating film; an oxide semiconductor layer over the oxide insulating film; a first source electrode layer and a first drain electrode layer in contact with the oxide semiconductor layer; a second source electrode layer and a second drain electrode layer covering the first source electrode layer and the first drain electrode layer, respectively, and being in contact with the oxide semiconductor layer; a gate insulating film over the oxide insulating film, the oxide semiconductor layer, the second source electrode layer, and the second drain electrode layer; a gate electrode layer over the gate insulating film and in a position overlapping with the oxide semiconductor layer; and a protective insulating film over the gate insulating film and the gate electrode layer.
- the gate insulating film is partly in contact with the oxide insulating film in an exterior region of the second source electrode layer and the second drain electrode layer.
- Another embodiment of the present invention is a semiconductor device including an oxide insulating film; an oxide semiconductor layer over the oxide insulating film; a first source electrode layer and a first drain electrode layer in contact with the oxide semiconductor layer; a second source electrode layer and a second drain electrode layer in contact with the first source electrode layer and the first drain electrode layer, respectively, and in contact with the oxide semiconductor layer; a gate insulating film over the oxide insulating film, the oxide semiconductor layer, the first source electrode layer, the first drain electrode layer, the second source electrode layer, and the second drain electrode layer; a gate electrode layer over the gate insulating film and in a position overlapping with the oxide semiconductor layer; and a protective insulating film over the gate insulating film and the gate electrode layer.
- the gate insulating film is partly in contact with the oxide insulating film in an exterior region of the first source electrode layer and the first drain electrode layer.
- the first source electrode layer and the first drain electrode layer are preferably at least one material selected from Al, Cr, Cu, Ta, Ti, Mo, and W or an alloy material containing any of these as a main component.
- end portions of the first source electrode layer and the first drain electrode layer preferably have a staircase-like shape.
- the second source electrode layer and the second drain electrode layer are preferably at least one material selected from tantalum nitride, titanium nitride, and ruthenium or an alloy material containing any of these as a main component.
- the protective insulating film is preferably a silicon nitride film.
- the oxide semiconductor layer contain a crystal, and a c-axis of the crystal be parallel to a normal vector of a surface of the oxide semiconductor layer.
- a semiconductor device in which an increase in oxygen vacancies in an oxide semiconductor layer is suppressed can be provided.
- a semiconductor device with favorable electrical characteristics can be provided.
- a highly reliable semiconductor device can be provided.
- FIGS. 1A to 1E are cross-sectional views and a top view which illustrate a semiconductor device.
- FIGS. 2A to 2D illustrate a method for fabricating the semiconductor device.
- FIGS. 3A to 3D illustrate the method for fabricating the semiconductor device.
- FIGS. 4A and 4B illustrate the method for fabricating the semiconductor device.
- FIGS. 5A to 5C are cross-sectional views and a top view which illustrate a semiconductor device.
- FIGS. 6A to 6D illustrate a method for fabricating the semiconductor device.
- FIGS. 7A to 7D are cross-sectional views and a top view which illustrate a semiconductor device.
- FIGS. 8A and 8B illustrate a method for fabricating the semiconductor device.
- FIGS. 9A to 9C are cross-sectional views and a top view which illustrate a semiconductor device.
- FIGS. 10A to 10C are cross-sectional views and a top view which illustrate a semiconductor device.
- FIG. 11A is a cross-sectional view of a semiconductor device
- FIG. 11B is a circuit diagram thereof.
- FIG. 12A is a circuit diagram of a semiconductor device
- FIG. 12B is a perspective view thereof.
- FIG. 13 is a block diagram of a semiconductor device.
- FIG. 14 is a cross-sectional view of a semiconductor device.
- FIGS. 15A to 15C are block diagrams of a semiconductor device.
- FIGS. 16A to 16C illustrate electronic devices to which semiconductor devices can be applied.
- FIGS. 17A and 17B each show SIMS analysis results of a stack of an IGZO film and a tungsten film.
- FIGS. 18A and 18B each show SIMS analysis results of a stack of an IGZO film and a tantalum nitride film.
- FIGS. 19A and 19B each show SIMS analysis results of a stack of an IGZO film and a titanium nitride film.
- FIGS. 20A and 20B show SIMS analysis results of a stack of an IGZO film and a tantalum nitride film and SIMS analysis results of a stack of an IGZO film and a titanium nitride film, respectively.
- FIGS. 21A and 21B show SIMS analysis results of a stack of an IGZO film and a tantalum nitride film and SIMS analysis results of a stack of an IGZO film and a titanium nitride film, respectively.
- FIG. 22 shows measurement results of sheet resistance of an IGZO film with respect to an etching depth.
- FIGS. 23A and 23B show measurement results of sheet resistance of IGZO films with respect to an etching depth.
- a “source” and a “drain” of a transistor are sometimes replaced with each other when a transistor of opposite polarity is used or when the direction of current flowing is changed in circuit operation, for example.
- the terms “source” and “drain” can be used to denote the drain and the source, respectively, in this specification.
- FIGS. 1A, 1B, 1C, 1D, and 1E are a top view and cross-sectional views which illustrate a transistor of one embodiment of the present invention.
- FIG. 1A is the top view of the transistor, and a cross section taken along a dashed-dotted line X 1 -Y 1 in FIG. 1A is illustrated in FIG. 1B .
- a cross section taken along a dashed-dotted line V 1 -W 1 in FIG. 1A is illustrated in FIG. 1C .
- FIG. 1D illustrates widths of components of the transistor which are illustrated in FIG. 1B .
- FIG. 1E is an enlarged view of a region 105 illustrated in FIG. 1B . Note that for simplification of the drawing, some components in the top view in FIG. 1A are illustrated in a see-through manner or not illustrated.
- a transistor 150 illustrated in FIGS. 1A, 1B, 1C, 1D, and 1E includes an oxide insulating film 104 formed over a substrate 102 ; an oxide semiconductor layer 106 formed over the oxide insulating film 104 ; a first source electrode layer 108 a and a first drain electrode layer 108 b formed over the oxide semiconductor layer 106 ; a second source electrode layer 110 a and a second drain electrode layer 110 b formed over the first source electrode layer 108 a and the first drain electrode layer 108 b , respectively; a gate insulating film 112 formed over the oxide insulating film 104 , the oxide semiconductor layer 106 , the second source electrode layer 110 a , and the second drain electrode layer 110 b ; a gate electrode layer 114 formed over the gate insulating film 112 and in a position overlapping with the oxide semiconductor layer 106 ; and a protective insulating film 116 formed over the gate insulating film 112 and the gate electrode layer 114 .
- another insulating layer another
- the substrate 102 is not limited to a simple supporting substrate, and may be a substrate where another device such as a transistor is formed. In that case, at least one of the gate electrode layer 114 , the first source electrode layer 108 a , the first drain electrode layer 108 b , the second source electrode layer 110 a , and the second drain electrode layer 110 b of the transistor 150 may be electrically connected to the above device.
- the oxide insulating film 104 can have a function of supplying oxygen to the oxide semiconductor layer 106 as well as a function of preventing diffusion of an impurity from the substrate 102 ; thus, the oxide insulating film 104 is an insulating film containing oxygen. It is particularly preferable that the oxide insulating film 104 be an insulating film containing excess oxygen.
- An oxide insulating film containing excess oxygen refers to an oxide insulating film from which oxygen can be released by heat treatment or the like.
- the oxide insulating film containing excess oxygen is preferably a film in which the amount of released oxygen when converted into oxygen atoms is 1.0 ⁇ 10 19 atoms/cm 3 or more in thermal desorption spectroscopy analysis.
- excess oxygen refers to oxygen which can be transferred in the oxide semiconductor layer, silicon oxide, or silicon oxynitride by heat treatment, oxygen in excess of an intrinsic stoichiometric composition, or oxygen which can fill Vo (oxygen vacancy) caused by lack of oxygen.
- Oxygen released from the oxide insulating film 104 can be diffused to a channel formation region of the oxide semiconductor layer 106 , so that oxygen vacancies which might be formed in the oxide semiconductor layer can be filled with the oxygen. In this manner, stable electrical characteristics of the transistor can be achieved.
- the oxide insulating film 104 is provided in contact with the oxide semiconductor layer 106 , oxygen can be directly diffused to the oxide semiconductor layer 106 from a lower side of the oxide semiconductor layer 106 . Moreover, since the oxide insulating film 104 is provided in contact with the gate insulating film 112 , oxygen can be diffused to the oxide semiconductor layer 106 from an upper side of the oxide semiconductor layer 106 through the gate insulating film 112 . More specifically, oxygen released from the oxide insulating film 104 can enter the upper side region of the oxide semiconductor layer 106 , which serves as a channel, by being transferred from the outside of the second source electrode layer 110 a (the left side in FIG. 1B ) and the outside of the second drain electrode layer 110 b (the right side in FIG. 1B ) through the gate insulating film 112 . In other words, the gate insulating film 112 is partly in contact with the oxide insulating film 104 in an exterior region of the second source electrode layer 110 a and the second drain electrode layer 110 b.
- the gate insulating film 112 is provided between the protective insulating film 116 , and the second source electrode layer 110 a and the second drain electrode layer 110 b so that oxygen released from the oxide insulating film 104 can be diffused to the channel of the oxide semiconductor layer 106 . Accordingly, a material to which oxygen is not easily diffused or transferred is used for the second source electrode layer 110 a , the second drain electrode layer 110 b , and the protective insulating film 116 . In this manner, diffusion or transfer of oxygen to the source electrode layer and the drain electrode layer at the time when oxygen is diffused to the oxide semiconductor layer through the gate insulating film can be suppressed.
- excess oxygen can be supplied from the oxide insulating film 104 and the gate insulating film 112 to the channel formation region of the oxide semiconductor layer 106 , whereby the transistor including the oxide semiconductor layer 106 has normally-off characteristics with a positive threshold voltage.
- a semiconductor device in which an increase in oxygen vacancies in the oxide semiconductor layer 106 is suppressed. Further, a highly reliable semiconductor device can be provided.
- the oxide insulating film 104 also has a function as an interlayer insulating film.
- the oxide insulating film 104 is preferably subjected to planarization treatment such as chemical mechanical polishing (CMP) treatment so as to have a flat surface.
- CMP chemical mechanical polishing
- An oxide semiconductor that can be used for the oxide semiconductor layer 106 preferably contains at least indium (In) or zinc (Zn). Alternatively, the oxide semiconductor preferably contains both In and Zn. Details of a material and a formation method which can be used for the oxide semiconductor layer 106 are to be described in description of a method for fabricating the transistor.
- substantially intrinsic refers to the state where an oxide semiconductor layer has a carrier density lower than 1 ⁇ 10 17 /cm 3 , preferably lower than 1 ⁇ 10 15 /cm 3 , further preferably lower than 1 ⁇ 10 13 /cm 3 .
- hydrogen, nitrogen, carbon, silicon, and metal elements except for those of main components are impurities.
- hydrogen and nitrogen form donor levels to increase the carrier density.
- Silicon forms impurity levels in an oxide semiconductor layer. The impurity levels serve as traps and might cause electrical characteristics of the transistor to deteriorate.
- the oxide semiconductor layer can be intrinsic or substantially intrinsic under the following conditions: in SIMS analysis, the concentration of silicon is lower than 1 ⁇ 10 19 atoms/cm 3 , preferably lower than 5 ⁇ 10 18 atoms/cm 3 , further preferably lower than 1 ⁇ 10 18 atoms/cm 3 ; the concentration of hydrogen is lower than or equal to 2 ⁇ 10 20 atoms/cm 3 , preferably lower than or equal to 5 ⁇ 10 19 atoms/cm 3 , further preferably lower than or equal to 1 ⁇ 10 19 atoms/cm 3 , still further preferably lower than or equal to 5 ⁇ 10 18 atoms/cm 3 ; and the concentration of nitrogen is lower than 5 ⁇ 10 19 atoms/cm 3 , preferably lower than or equal to 5 ⁇ 10 18 atoms/cm 3 , further preferably lower than or equal to 1 ⁇ 10 18 atoms/cm 3 , still further preferably lower than or equal to 5 ⁇ 10 17 atoms/cm 3 .
- the oxide semiconductor layer includes crystals
- high concentration of silicon or carbon might reduce the crystallinity of the oxide semiconductor layer.
- the crystallinity of the oxide semiconductor layer can be prevented from decreasing when the concentration of silicon is lower than 1 ⁇ 10 19 atoms/cm 3 , preferably lower than 5 ⁇ 10 18 atoms/cm 3 , further preferably lower than 1 ⁇ 10 18 atoms/cm 3
- the concentration of carbon is lower than 1 ⁇ 10 19 atoms/cm 3 , preferably lower than 5 ⁇ 10 18 atoms/cm 3 , further preferably lower than 1 ⁇ 10 18 atoms/cm 3 .
- a transistor in which a highly purified oxide semiconductor film is used for a channel formation region as described above has an extremely low off-state current, and the off-state current standardized on the channel width of the transistor can be as low as several yoktoamperes per micrometer to several zeptoamperes per micrometer.
- the absorption coefficient due to the localized levels in the oxide semiconductor layer 106 which is obtained in measurement by a constant photocurrent method (CPM), is set lower than 1 ⁇ 10 ⁇ 3 /cm, preferably lower than 3 ⁇ 10 ⁇ 4 /cm.
- a conductive material which is easily bonded to oxygen can be used.
- Al, Cr, Cu, Ta, Ti, Mo, or W can be used.
- W with a high melting point is preferably used, which allows subsequent process temperatures to be relatively high.
- the conductive material which is easily bonded to oxygen includes, in its category, a material to which oxygen is easily diffused or transferred.
- the conductive material which is easily bonded to oxygen When the conductive material which is easily bonded to oxygen is in contact with the oxide semiconductor layer, a phenomenon occurs in which oxygen of the oxide semiconductor layer is diffused or transferred to the conductive material which is easily bonded to oxygen. Since the fabrication process of the transistor involves some heat treatment steps, the above phenomenon causes generation of oxygen vacancies in a region of the oxide semiconductor layer, which is in contact with the source electrode or the drain electrode, and the region is changed to an n-type. Thus, the n-type region can serve as a source or a drain of the transistor.
- the n-type region which is formed by the generation of oxygen vacancies sometimes extends in the channel length direction of the transistor.
- electrical characteristics of the transistor change; for example, the threshold voltage is shifted or on and off of the transistor cannot be controlled with the gate voltage (i.e., the transistor is on). Accordingly, when a transistor with an extremely short channel length is formed, it is not preferable that the conductive material which is easily bonded to oxygen be used for a source electrode and a drain electrode.
- the source electrode and the drain electrode have stacked-layer structures, and the second source electrode layer 110 a and the second drain electrode layer 110 b , which determine the channel length, are formed using the conductive material which is not easily bonded to oxygen.
- the conductive material which is not easily bonded to oxygen for example, a conductive nitride such as tantalum nitride or titanium nitride, or ruthenium is preferably used.
- the conductive material which is not easily bonded to oxygen includes, in its category, a material to which oxygen is not easily diffused or transferred.
- the channel length refers to a distance between the second source electrode layer 110 a and the second drain electrode layer 110 b.
- the contact resistance with the oxide semiconductor layer 106 becomes too high; thus, it is preferable that as illustrated in FIG. 1B , the first source electrode layer 108 a and the first drain electrode layer 108 b be formed over the oxide semiconductor layer 106 and the second source electrode layer 110 a and the second drain electrode layer 110 b be formed so as to cover the first source electrode layer 108 a and the first drain electrode layer 108 b.
- the oxide semiconductor layer 106 have a large contact area with the first source electrode layer 108 a or the first drain electrode layer 108 b , and the oxide semiconductor layer 106 have a small contact area with the second source electrode layer 110 a or the second drain electrode layer 110 b .
- the region of the oxide semiconductor layer 106 which is in contact with the first source electrode layer 108 a or the first drain electrode layer 108 b , is changed to an n-type region due to generation of oxygen vacancies. Owing to the n-type region, the contact resistance between the oxide semiconductor layer 106 and the first source electrode layer 108 a or the first drain electrode layer 108 b can be reduced. Accordingly, when the oxide semiconductor layer 106 has a large contact area with the first source electrode layer 108 a or the first drain electrode layer 108 b , the area of the n-type region can also be large.
- FIG. 1E is an enlarged view of the region 105 illustrated in FIG. 1B , and in the region of the oxide semiconductor layer 106 , which is in contact with the first source electrode layer 108 a , oxygen of the oxide semiconductor layer 106 is extracted to the first source electrode layer 108 a side, so that an n-type region 106 a is formed.
- the n-type region 106 a is a region of the oxide semiconductor layer 106 , which includes many oxygen vacancies.
- a component of the first source electrode layer 108 a for example, a tungsten element in the case where a tungsten film is used for the first source electrode layer 108 a enters the n-type region 106 a .
- a mixed layer might be formed due to entry of oxygen of the oxide semiconductor layer 106 into a region of the first source electrode layer 108 a , which is in contact with the oxide semiconductor layer 106 .
- region 105 has been described with reference to the enlarged view illustrating the oxide semiconductor layer 106 and the first source electrode layer 108 a , the above-described n-type region is also formed on the first drain electrode layer 108 b side of the oxide semiconductor layer 106 .
- n-type region 106 a may be used as a source region or a drain region in the oxide semiconductor layer 106 .
- the conductive material which is not easily bonded to oxygen is used for the second source electrode layer 110 a and the second drain electrode layer 110 b .
- the oxide semiconductor layer 106 is supplied with oxygen of the oxide insulating film 104 from the upper side of the oxide semiconductor layer 106 through the gate insulating film 112 , the oxygen is less likely to be diffused or transferred to the second source electrode layer 110 a and the second drain electrode layer 110 b . Accordingly, oxygen can be favorably supplied to the oxide semiconductor layer 106 .
- the gate insulating film 112 can be formed using an insulating film containing one or more of aluminum oxide, magnesium oxide, silicon oxide, silicon oxynitride, silicon nitride oxide, silicon nitride, gallium oxide, germanium oxide, yttrium oxide, zirconium oxide, lanthanum oxide, neodymium oxide, hafnium oxide, and tantalum oxide.
- the gate insulating film 112 may be a stack of any of the above materials.
- the gate electrode layer 114 a conductive film formed using Al, Ti, Cr, Co, Ni, Cu, Y, Zr, Mo, Ru, Ag, Ta, W, or the like can be used.
- the gate electrode layer 114 may be a stack of any of the above materials.
- a material to which oxygen is not easily diffused or transferred be used for the protective insulating film 116 .
- a material containing little hydrogen when formed into a film is preferably used for the protective insulating film 116 .
- the hydrogen content of the protective insulating film 116 is preferably lower than 5 ⁇ 10 19 /cm 3 , further preferably lower than 5 ⁇ 10 18 /cm 3 .
- an off-state current of the transistor can be low.
- a silicon nitride film or a silicon nitride oxide film is preferably used as the protective insulating film 116 .
- the distance (L 1 ) between the first source electrode layer 108 a and the first drain electrode layer 108 b is set to 0.8 ⁇ m or longer, preferably 1.0 ⁇ m or longer. In the case where L 1 is shorter than 0.8 ⁇ m, influence of oxygen vacancies generated in the channel formation region cannot be eliminated, which might cause deterioration of the electrical characteristics of the transistor.
- the transistor can have favorable electrical characteristics.
- L 0 when the width of the gate electrode layer 114 is referred to as L 0 , L 0 ⁇ L 1 ⁇ L 2 (L 1 is longer than or equal to L 2 and shorter than or equal to L 0 ) is satisfied as illustrated in FIG. 1D so that regions can be formed in which the gate electrode layer 114 overlaps with the source and drain electrode layers (the first source electrode layer 108 a , the second source electrode layer 110 a , the first drain electrode layer 108 b , and the second drain electrode layer 110 b ) with the gate insulating film 112 provided therebetween.
- on-state characteristics e.g., on-state current and field-effect mobility
- L 3 is preferably shorter than 1 ⁇ m and L 4 is preferably longer than or equal to 1 ⁇ m and shorter than or equal to 2.5 ⁇ m.
- L 4 has the respective values, the transistor can be miniaturized.
- the above is the transistor of one embodiment of the present invention, whose structure can suppress an increase in oxygen vacancies in the oxide semiconductor layer. Specifically, in the transistor, oxygen can be supplied from the oxide insulating film and the gate insulating film which are in contact with the oxide semiconductor layer to the oxide semiconductor layer. It is thus possible to provide a semiconductor device having favorable electrical characteristics and high long-term reliability.
- a glass substrate, a ceramic substrate, a quartz substrate, a sapphire substrate, or the like can be used.
- a single crystal semiconductor substrate or a polycrystalline semiconductor substrate made of silicon, silicon carbide, or the like, a compound semiconductor substrate made of silicon germanium or the like, a silicon-on-insulator (SOT) substrate, or the like may be used.
- any of these substrates further provided with a semiconductor element may be used.
- the oxide insulating film 104 can be formed by a plasma chemical vapor deposition (CVD) method, a sputtering method, or the like using an oxide insulating film of aluminum oxide, magnesium oxide, silicon oxide, silicon oxynitride, silicon nitride oxide, gallium oxide, germanium oxide, yttrium oxide, zirconium oxide, lanthanum oxide, neodymium oxide, hafnium oxide, tantalum oxide, or the like or a mixed material of any of these.
- CVD plasma chemical vapor deposition
- sputtering method or the like using an oxide insulating film of aluminum oxide, magnesium oxide, silicon oxide, silicon oxynitride, silicon nitride oxide, gallium oxide, germanium oxide, yttrium oxide, zirconium oxide, lanthanum oxide, neodymium oxide, hafnium oxide, tantalum oxide, or the like or a mixed material of any of these.
- a stack of any of the above materials may be used, and at least an upper layer of the oxide insulating film 104 , which is in contact with the oxide semiconductor layer 106 , is formed using a material containing oxygen that might serve as a supply source of oxygen to the oxide semiconductor layer 106 .
- Oxygen may be added to the oxide insulating film 104 by an ion implantation method, an ion doping method, a plasma immersion ion implantation method, or the like. By addition of oxygen, the oxide insulating film 104 can further contain excess oxygen.
- an oxide semiconductor film is formed over the oxide insulating film 104 by a sputtering method, a CVD method, a molecular beam epitaxy (MBE) method, an atomic layer deposition (ALD) method, or a pulse laser deposition (PLD) method and selectively etched, so that the oxide semiconductor layer 106 is formed (see FIG. 2A ). Note that heating may be performed before etching.
- An oxide semiconductor that can be used for the oxide semiconductor layer 106 preferably contains at least indium (In) or zinc (Zn).
- the oxide semiconductor preferably contains both In and Zn.
- the oxide semiconductor preferably contains a stabilizer in addition to In and Zn.
- gallium (Ga), tin (Sn), hafnium (Hf), aluminum (Al), zirconium (Zr), and the like can be given.
- lanthanoid such as lanthanum (La), cerium (Ce), praseodymium (Pr), neodymium (Nd), samarium (Sm), europium (Eu), gadolinium (Gd), terbium (Tb), dysprosium (Dy), holmium (Ho), erbium (Er), thulium (Tm), ytterbium (Yb), and lutetium (Lu) can be given.
- an In—Ga—Zn oxide refers to, for example, an oxide containing In, Ga, and Zn as its main components and there is no particular limitation on the ratio of In to Ga and Zn.
- the In—Ga—Zn oxide may contain a metal element other than In, Ga, and Zn.
- a film formed using an In—Ga—Zn oxide is also referred to as an IGZO film.
- a material represented by InMO 3 (ZnO) m (m>0, where m is not an integer) may be used.
- M represents one or more metal elements selected from Ga, Fe, Mn, and Co.
- a material represented by In 2 SnO 5 (ZnO) n (n>0, where n is an integer) may be used.
- the oxide semiconductor film is preferably formed by a sputtering method.
- a sputtering method an RF sputtering method, a DC sputtering method, an AC sputtering method, or the like can be used.
- a DC sputtering method is preferably used because dust generated in the deposition can be reduced and the film thickness can be uniform.
- An oxide semiconductor film is classified roughly into a single-crystal oxide semiconductor film and a non-single-crystal oxide semiconductor film.
- the non-single-crystal oxide semiconductor film includes any of a c-axis aligned crystalline oxide semiconductor (CAAC-OS) film, a polycrystalline oxide semiconductor film, a microcrystalline oxide semiconductor film, an amorphous oxide semiconductor film, and the like.
- CAAC-OS c-axis aligned crystalline oxide semiconductor
- the CAAC-OS film is one of oxide semiconductor films having a plurality of c-axis aligned crystal parts.
- TEM transmission electron microscope
- metal atoms are arranged in a layered manner in the crystal parts.
- Each metal atom layer has a morphology reflecting unevenness of a surface over which the CAAC-OS film is formed (hereinafter, a surface over which the CAAC-OS film is formed is referred to as a formation surface) or a top surface of the CAAC-OS film, and is arranged in parallel to the formation surface or the top surface of the CAAC-OS film.
- a term “parallel” indicates that the angle formed between two straight lines is greater than or equal to ⁇ 10° and less than or equal to 10°, and accordingly also includes the case where the angle is greater than or equal to ⁇ 5° and less than or equal to 5°.
- a term “perpendicular” indicates that the angle formed between two straight lines is greater than or equal to 80° and less than or equal to 100°, and accordingly includes the case where the angle is greater than or equal to 85° and less than or equal to 95°.
- metal atoms are arranged in a triangular or hexagonal configuration in the crystal parts.
- plane TEM image there is no regularity of arrangement of metal atoms between different crystal parts.
- crystal parts included in the CAAC-OS film each fit inside a cube whose one side is less than 100 nm
- a crystal part included in the CAAC-OS film fits inside a cube whose one side is less than 10 nm, less than 5 nm, or less than 3 nm
- one large crystal region is formed in some cases. For example, a crystal region with an area of 2500 nm 2 or more, 5 ⁇ m 2 or more, or 1000 ⁇ m 2 or more is observed in some cases in the plan TEM image.
- a CAAC-OS film is subjected to structural analysis with an X-ray diffraction (XRD) apparatus.
- XRD X-ray diffraction
- each metal atom layer arranged in a layered manner and observed in the cross-sectional TEM image corresponds to a plane parallel to the a-b plane of the crystal.
- the crystal part is formed concurrently with deposition of the CAAC-OS film or is formed through crystallization treatment such as heat treatment.
- the c-axis of the crystal is aligned in a direction parallel to a normal vector of a formation surface or a normal vector of a top surface of the CAAC-OS film.
- the c-axis might not be necessarily parallel to a normal vector of a formation surface or a normal vector of a top surface of the CAAC-OS film.
- distribution of c-axis aligned crystal parts in the CAAC-OS film is not necessarily uniform.
- the proportion of the c-axis aligned crystal parts in the vicinity of the top surface is higher than that in the vicinity of the formation surface in some cases.
- an impurity is added to the CAAC-OS film, a region to which the impurity is added is altered, and the proportion of the c-axis aligned crystal parts in the CAAC-OS film varies depending on regions, in some cases.
- a peak of 2 ⁇ may also be observed at around 36°, in addition to the peak of 2 ⁇ at around 31°.
- the peak of 2 ⁇ at around 36° indicates that a crystal having no c-axis alignment is included in part of the CAAC-OS film. It is preferable that in the CAAC-OS film, a peak of 2 ⁇ appears at around 31° and a peak of 2 ⁇ do not appear at around 36°.
- the CAAC-OS film is an oxide semiconductor film having a low concentration of impurities.
- the impurity is an element other than the main components of the oxide semiconductor film, such as hydrogen, carbon, silicon, or a transition metal element.
- an element that has higher bonding strength to oxygen than a metal element included in the oxide semiconductor film, such as silicon disturbs the atomic arrangement of the oxide semiconductor film by depriving the oxide semiconductor film of oxygen and causes a decrease in crystallinity.
- a heavy metal such as iron or nickel, argon, carbon dioxide, or the like has a large atomic radius (molecular radius), and thus disturbs the atomic arrangement of the oxide semiconductor film and causes a decrease in crystallinity when it is contained in the oxide semiconductor film.
- the impurity contained in the oxide semiconductor film might serve as a carrier trap or a carrier generation source.
- the CAAC-OS film is an oxide semiconductor film having a low density of defect levels.
- the oxygen vacancies in the oxide semiconductor film serve as carrier traps or serve as carrier generation sources when hydrogen is captured therein.
- the state in which the concentration of impurities is low and density of defect levels is low (the number of oxygen vacancies is small) is referred to as a “highly purified intrinsic” or “substantially highly purified intrinsic” state.
- a highly purified intrinsic or substantially highly purified intrinsic oxide semiconductor film has few carrier generation sources, and thus can have a lower carrier density.
- a transistor including the oxide semiconductor film rarely has electrical characteristics with negative threshold voltage (such electrical characteristics are also referred to as normally on).
- the highly purified intrinsic or substantially highly purified intrinsic oxide semiconductor film has few carrier traps. Accordingly, the transistor including the oxide semiconductor film has small change in electrical characteristics and high reliability. Electric charge trapped by the carrier traps in the oxide semiconductor film takes a long time to be released, and might behave like fixed electric charge.
- the transistor including the oxide semiconductor film having a high concentration of impurities and a high density of defect levels has unstable electrical characteristics in some cases.
- nc nanocrystal
- An oxide semiconductor film including nanocrystal is referred to as an nc-OS (nanocrystalline oxide semiconductor) film. In an image of the nc-OS film obtained with a TEM, for example, a boundary between crystal parts is not clearly detected in some cases.
- a microscopic region e.g., a region with a size greater than or equal to 1 nm and less than or equal to 10 nm, in particular, a region with a size greater than or equal to 1 nm and less than or equal to 3 nm
- a microscopic region has a periodic atomic order. Further, there is no regularity of crystal orientation between different crystal parts in the nc-OS film; thus, the orientation of the whole film is not observed. Accordingly, in some cases, the nc-OS film cannot be distinguished from an amorphous oxide semiconductor film depending on an analysis method.
- nc-OS film when the nc-OS film is subjected to structural analysis by an out-of-plane method with an XRD apparatus using an X-ray having a diameter larger than that of a crystal part, a peak which shows a crystal plane does not appear. Further, a halo pattern is shown in a selected-area electron diffraction pattern of the nc-OS film obtained by using an electron beam having a probe diameter (e.g., larger than or equal to 50 nm) larger than a diameter of a crystal part.
- a probe diameter e.g., larger than or equal to 50 nm
- spots are shown in a nanobeam electron diffraction pattern of the nc-OS film obtained by using an electron beam having a probe diameter (e.g., larger than or equal to 1 nm and smaller than or equal to 30 nm) close to, or smaller than or equal to a diameter of a crystal part.
- a probe diameter e.g., larger than or equal to 1 nm and smaller than or equal to 30 nm
- regions with high luminance in a circular (ring) pattern are shown in some cases.
- a plurality of spots are shown in a ring-like region in some cases.
- the nc-OS film is an oxide semiconductor film having more regularity than the amorphous oxide semiconductor film, the nc-OS film has a lower density of defect levels than the amorphous oxide semiconductor film. However, there is no regularity of crystal orientation between different crystal parts in the nc-OS film; hence, the nc-OS film has a higher density of defect levels than the CAAC-OS film.
- an oxide semiconductor film may be a stacked film including two or more films of an amorphous oxide semiconductor film, a microcrystalline oxide semiconductor film, and a CAAC-OS film, for example.
- a CAAC-OS film can be deposited by a sputtering method using a polycrystalline oxide semiconductor sputtering target, for example.
- a crystal region included in the sputtering target might be separated from the target along an a-b plane; in other words, a sputtered particle having a plane parallel to an a-b plane (flat-plate-like sputtered particle or pellet-like sputtered particle) might flake off from the sputtering target.
- the flat-plate-like sputtered particle reaches a substrate while maintaining its crystal state, whereby the CAAC-OS film can be deposited.
- the following conditions are preferably employed.
- the crystal state can be prevented from being broken by the impurities.
- impurities e.g., hydrogen, water, carbon dioxide, or nitrogen
- impurities in a deposition gas may be reduced.
- a deposition gas whose dew point is lower than or equal to ⁇ 80° C., preferably lower than or equal to ⁇ 100° C. is used.
- the substrate heating temperature during the deposition is higher than or equal to 100° C. and lower than or equal to 740° C., preferably higher than or equal to 200° C. and lower than or equal to 500° C.
- the substrate heating temperature during the deposition when the flat-plate-like sputtered particle reaches the substrate, migration occurs over the substrate, so that a flat plane of the sputtered particle is attached to the substrate.
- the proportion of oxygen in the deposition gas be increased and the power be optimized in order to reduce plasma damage at the deposition.
- the proportion of oxygen in the deposition gas is higher than or equal to 30 vol %, preferably 100 vol %.
- an In—Ga—Zn—O compound target is described below.
- the In—Ga—Zn—O compound target which is polycrystalline, is made by mixing InO x powder, GaO ⁇ powder, and ZnO z powder in a predetermined molar ratio, applying pressure, and performing heat treatment at a temperature higher than or equal to 1000° C. and lower than or equal to 1500° C.
- X, Y, and Z are each a given positive number.
- the kinds of powder and the molar ratio for mixing powder may be determined as appropriate depending on the desired sputtering target.
- first heat treatment is preferably performed.
- the first heat treatment may be performed at a temperature higher than or equal to 250° C. and lower than or equal to 650° C., preferably higher than or equal to 300° C. and lower than or equal to 500° C., in an inert gas atmosphere, an atmosphere containing an oxidizing gas at 10 ppm or more, or a reduced pressure state.
- the first heat treatment may be performed in such a manner that heat treatment is performed in an inert gas atmosphere, and then another heat treatment is performed in an atmosphere containing an oxidizing gas at 10 ppm or more in order to compensate desorbed oxygen.
- the crystallinity of the oxide semiconductor layer 106 can be improved, and in addition, impurities such as hydrogen and water can be removed from the oxide insulating film 104 and the oxide semiconductor layer 106 .
- the step of the first heat treatment may be performed before etching for formation of the oxide semiconductor layer 106 .
- a first conductive film 108 to be the first source electrode layer 108 a and the first drain electrode layer 108 b is formed over the oxide semiconductor layer 106 (see FIG. 2B ).
- Al, Cr, Cu, Ta, Ti, Mo, W, or an alloy material containing any of these as a main component can be used.
- a 100-nm-thick tungsten film is formed by a sputtering method or the like.
- resist masks 190 a and 190 b are formed over the first conductive film 108 (see FIG. 2C ).
- the first conductive film 108 is etched so as to be divided over the oxide semiconductor layer 106 with the use of the resist masks 190 a and 190 b as masks, so that the first source electrode layer 108 a and the first drain electrode layer 108 b are formed; then, the resist masks 190 a and 190 b are removed (see FIG. 2D ).
- the first conductive film 108 is over-etched, so that the oxide semiconductor layer 106 is partly etched as illustrated in FIG. 2D .
- the oxide semiconductor layer 106 is hardly etched.
- the oxide insulating film 104 in an exterior region of the first source electrode layer 108 a and the first drain electrode layer 108 b is etched as illustrated in FIG. 2D .
- a second conductive film 110 to be the second source electrode layer 110 a and the second drain electrode layer 110 b is formed over the oxide semiconductor layer 106 , the first source electrode layer 108 a , and the first drain electrode layer 108 b (see FIG. 3A ).
- a conductive nitride such as tantalum nitride or titanium nitride, ruthenium, or an alloy material containing any of these as a main component can be used.
- a 20-nm-thick tantalum nitride film is formed by a sputtering method or the like.
- the second conductive film 110 is etched so as to be divided over the oxide semiconductor layer 106 , so that the second source electrode layer 110 a and the second drain electrode layer 110 b are formed (see FIG. 3B ).
- part of the oxide semiconductor layer 106 may be etched.
- part of the oxide insulating film 104 at the time of etching for formation of the second source electrode layer 110 a and the second drain electrode layer 110 b , part of the oxide insulating film 104 , more specifically, the oxide insulating film 104 in an exterior region of the second source electrode layer 110 a and the second drain electrode layer 110 b may be etched.
- the second source electrode layer 110 a and the second drain electrode layer 110 b can be formed in such a manner that the second conductive film 110 is etched first so as to cover the first source electrode layer 108 a and the first drain electrode layer 108 b , and then etched using resist masks that are processed by a method suitable for fine line processing, such as electron beam exposure. Note that by the use of a positive type resist for the resist masks, the exposed region can be minimized and throughput can be thus improved. In the above manner, a transistor having a channel length of 30 nm or less can be formed.
- second heat treatment is preferably performed.
- the second heat treatment can be performed under a condition similar to that of the first heat treatment.
- impurities such as hydrogen and water can be further removed from the oxide semiconductor layer 106 .
- the gate insulating film 112 is formed over the oxide insulating film 104 , the oxide semiconductor layer 106 , the second source electrode layer 110 a , and the second drain electrode layer 110 b (see FIG. 3C ).
- the gate insulating film 112 can be formed using aluminum oxide, magnesium oxide, silicon oxide, silicon oxynitride, silicon nitride oxide, silicon nitride, gallium oxide, germanium oxide, yttrium oxide, zirconium oxide, lanthanum oxide, neodymium oxide, hafnium oxide, tantalum oxide, or the like.
- the gate insulating film 112 may be a stack of any of the above materials.
- the gate insulating film 112 can be formed by a sputtering method, a CVD method, an MBE method, an ALD method, a PLD method, or the like.
- the gate insulating film 112 be successively subjected to heat treatment after being formed.
- the gate insulating film 112 is formed with a PE-CVD apparatus and is successively subjected to heat treatment in a vacuum.
- the heat treatment can remove hydrogen, moisture, and the like from the gate insulating film 112 .
- the gate insulating film 112 can be dehydrated or dehydrogenated to be dense.
- a third conductive film 113 to be the gate electrode layer 114 is formed over the gate insulating film 112 ; then, a resist mask 192 is formed in a desired region (see FIG. 3D ).
- a resist mask 192 is formed in a desired region (see FIG. 3D ).
- Al, Ti, Cr, Co, Ni, Cu, Y, Zr, Mo, Ru, Ag, Ta, W, or an alloy material containing any of these as a main component can be used.
- the third conductive film 113 can be formed by a sputtering method or the like.
- the third conductive film 113 is etched, so that the gate electrode layer 114 is formed; then, the resist mask 192 is removed (see FIG. 4A ).
- the protective insulating film 116 is formed over the gate insulating film 112 and the gate electrode layer 114 (see FIG. 4B ). It is preferable that a material to which oxygen is not easily diffused or transferred be used for the protective insulating film 116 . Further, a material containing little hydrogen when formed into a film is preferably used for the protective insulating film 116 .
- the hydrogen content of the protective insulating film 116 is preferably lower than 5 ⁇ 10 19 /cm 3 , further preferably lower than 5 ⁇ 10 18 /cm 3 . When the hydrogen content of the protective insulating film 116 has the above value, an off-state current of the transistor can be low.
- a silicon nitride film or a silicon nitride oxide film is preferably used as the protective insulating film 116 .
- the protective insulating film 116 can be formed by a sputtering method, a CVD method, an MBE method, an ALD method, or a PLD method.
- a silicon nitride film is preferably formed by a sputtering method, in which case the content of water or hydrogen is low.
- third heat treatment is preferably performed.
- the third heat treatment can be performed under a condition similar to that of the first heat treatment.
- oxygen is easily released from the oxide insulating film 104 and the gate insulating film 112 , so that oxygen vacancies in the oxide semiconductor layer 106 can be reduced.
- the transistor 150 illustrated in FIGS. 1A to 1E can be fabricated.
- FIGS. 5A, 5B, and 5C are a top view and cross-sectional views which illustrate a transistor of one embodiment of the present invention.
- FIG. 5A is the top view of the transistor, and a cross section taken along a dashed-dotted line X 2 -Y 2 in FIG. 5A is illustrated in FIG. 5B .
- a cross section taken along a dashed-dotted line V 2 -W 2 in FIG. 5A is illustrated in FIG. 5C .
- some components in the top view in FIG. 5A are illustrated in a see-through manner or not illustrated. Note that the same portions as or portions having functions similar to those of the transistor described in Embodiment 1 are denoted by the same reference numerals, and repeated description thereof is omitted.
- a transistor 152 illustrated in FIGS. 5A, 5B, and 5C includes the oxide insulating film 104 formed over the substrate 102 ; the oxide semiconductor layer 106 formed over the oxide insulating film 104 ; a first source electrode layer 168 a and a first drain electrode layer 168 b formed over the oxide semiconductor layer 106 ; the second source electrode layer 110 a and the second drain electrode layer 110 b formed over the first source electrode layer 168 a and the first drain electrode layer 168 b , respectively; the gate insulating film 112 formed over the oxide insulating film 104 , the oxide semiconductor layer 106 , the second source electrode layer 110 a , and the second drain electrode layer 110 b ; the gate electrode layer 114 formed over the gate insulating film 112 and in a position overlapping with the oxide semiconductor layer 106 ; and the protective insulating film 116 formed over the gate insulating film 112 and the gate electrode layer 114 .
- another insulating layer, another wiring, or the like may be formed over the
- the transistor 152 described in this embodiment is different from the transistor 150 described in Embodiment 1 in the shapes of the first source electrode layer 168 a and the first drain electrode layer 168 b .
- the second source electrode layer 110 a , the second drain electrode layer 110 b , the gate insulating film 112 , the gate electrode layer 114 , and the protective insulating film 116 which are formed over the first source electrode layer 168 a and the first drain electrode layer 168 b have shapes corresponding to the shapes of the first source electrode layer 168 a and the first drain electrode layer 168 b.
- the second source electrode layer 110 a , the second drain electrode layer 110 b , and the gate insulating film 112 can have favorable coverage.
- oxygen released from the oxide insulating film 104 is likely to be diffused to an upper region of the oxide semiconductor layer 106 , which serves as a channel, through the gate insulating film 112 .
- steps before FIG. 6A are performed in a manner similar to those up to FIG. 2C in the fabrication method of the transistor 150 (see FIG. 6A ). Note that the cross-sectional structure illustrated in FIG. 6A is the same as that illustrated in FIG. 2C .
- the first conductive film 108 is etched using the resist masks 190 a and 190 b to form the first source electrode layer 108 a and the first drain electrode layer 108 b (see FIG. 6B ).
- resist masks 194 a and 194 b are formed by making the resist masks 190 a and 190 b recede or reducing them by ashing (see FIG. 6C ).
- the first source electrode layer 108 a and the first drain electrode layer 108 b are etched using the resist masks 194 a and 194 b and then the resist masks 194 a and 194 b are removed, whereby the first source electrode layer 168 a and the first drain electrode layer 168 b are formed (see FIG. 6D ).
- the end portions of the first source electrode layer 168 a and the first drain electrode layer 168 b can have staircase-like shapes.
- the above is the transistor of one embodiment of the present invention, whose structure can suppress an increase in oxygen vacancies in the oxide semiconductor layer. Specifically, in the transistor, oxygen can be supplied from the oxide insulating film and the gate insulating film which are in contact with the oxide semiconductor layer to the oxide semiconductor layer. It is thus possible to provide a semiconductor device having favorable electrical characteristics and high long-term reliability.
- FIGS. 7A, 7B, 7C, and 7D are a top view and cross-sectional views which illustrate a transistor of one embodiment of the present invention.
- FIG. 7A is the top view of the transistor, and a cross section taken along a dashed-dotted line X 3 -Y 3 in FIG. 7A is illustrated in FIG. 7B .
- a cross section taken along a dashed-dotted line V 3 -W 3 in FIG. 7A is illustrated in FIG. 7C .
- FIG. 7D illustrates widths of components of the transistor which are illustrated in FIG. 7B . Note that for simplification of the drawing, some components in the top view in FIG. 7A are illustrated in a see-through manner or not illustrated. Note that the same portions as or portions having functions similar to those of the transistor described in Embodiment 1 are denoted by the same reference numerals, and repeated description thereof is omitted.
- a transistor 154 illustrated in FIGS. 7A, 7B, 7C, and 7D includes the oxide insulating film 104 formed over the substrate 102 ; the oxide semiconductor layer 106 formed over the oxide insulating film 104 ; the first source electrode layer 108 a and the first drain electrode layer 108 b formed over the oxide semiconductor layer 106 ; the second source electrode layer 110 a and the second drain electrode layer 110 b formed over the first source electrode layer 108 a and the first drain electrode layer 108 b , respectively; the gate insulating film 112 formed over the oxide insulating film 104 , the oxide semiconductor layer 106 , the second source electrode layer 110 a , and the second drain electrode layer 110 b ; a gate electrode layer 174 formed over the gate insulating film 112 and in a position overlapping with the oxide semiconductor layer 106 ; and the protective insulating film 116 formed over the gate insulating film 112 and the gate electrode layer 174 .
- another insulating layer, another wiring, or the like may be formed
- the transistor 154 described in this embodiment is different from the transistor 150 described in Embodiment 1 in the shape of the gate electrode layer 174 .
- the gate electrode layer 114 is provided in a position overlapping with the first source electrode layer 108 a , the first drain electrode layer 108 b , the second source electrode layer 110 a , and the second drain electrode layer 110 b ; however, in the transistor 154 described in this embodiment, the gate electrode layer 174 is provided in a position overlapping with the second source electrode layer 110 a and the second drain electrode layer 110 b . In other words, the gate electrode layer 174 is not provided in a position overlapping with the first source electrode layer 108 a and the first drain electrode layer 108 b.
- the distance (L 1 ) between the first source electrode layer 108 a and the first drain electrode layer 108 b is set to 0.8 ⁇ m or longer, preferably 1.0 ⁇ m or longer. In the case where L 1 is shorter than 0.8 ⁇ m, influence of oxygen vacancies generated in the channel formation region cannot be eliminated, which might cause deterioration of the electrical characteristics of the transistor.
- the transistor can have favorable electrical characteristics.
- L 0 When the width of the gate electrode layer 174 is referred to as L 0 , L 1 L 0 L 2 (L 0 is longer than or equal to L 2 and shorter than or equal to L 1 ) is satisfied so that parasitic capacitance which is caused between the gate and the drain and between the gate and the source can be made small as much as possible. Accordingly, the frequency characteristics of the transistor can be improved.
- L 0 can be set to 40 nm. Note that in order to obtain favorable electrical characteristics of the transistor, it is preferable that a difference between L 0 and L 2 be greater than or equal to 2 nm and less than or equal to 20 nm and a difference between L 1 and L 2 is greater than or equal to 20 nm and less than or equal to 1 ⁇ m.
- L 0 L 1 L 2 (L 1 is longer than or equal to L 2 and shorter than or equal to L 0 ) may be satisfied as illustrated in FIG. 1B .
- L 1 is longer than or equal to L 2 and shorter than or equal to L 0
- the degree of difficulty in formation steps of the gate electrode can be lowered.
- L 3 is preferably shorter than 1 ⁇ m and L 4 is preferably longer than or equal to 1 ⁇ m and shorter than or equal to 2.5 ⁇ m.
- L 4 has the respective values, the transistor can be miniaturized.
- FIGS. 8A and 8B a fabrication method of the transistor 154 will be described with reference to FIGS. 8A and 8B .
- steps before FIG. 8A are performed in a manner similar to those up to FIG. 3D in the fabrication method of the transistor 150 (see FIG. 8A ). Note that the cross section illustrated in FIG. 8A is different from the cross section illustrated in FIG. 3D in the shape of a resist mask 196 .
- the resist mask 196 a mask having a finer pattern which is formed by performing a slimming process on a mask formed by a photolithography method or the like is preferably used.
- an ashing process in which oxygen in a radical state (an oxygen radical) is used can be employed, for example.
- the line width of the mask formed by a photolithography method or the like can be reduced to a length shorter than or equal to the resolution limit of a light exposure apparatus, preferably less than or equal to half of the resolution limit of a light exposure apparatus, further preferably less than or equal to one third of the resolution limit of the light exposure apparatus.
- the line width can be greater than or equal to 20 nm and less than or equal to 2000 nm, preferably greater than or equal to 50 nm and less than or equal to 350 nm.
- the third conductive film 113 is etched using a resist mask 196 , so that the gate electrode layer 174 is formed; then, the resist mask 196 is removed (see FIG. 8B ).
- the above is the transistor of one embodiment of the present invention, whose structure can suppress an increase in oxygen vacancies in the oxide semiconductor layer. Specifically, in the transistor, oxygen can be supplied from the oxide insulating film and the gate insulating film which are in contact with the oxide semiconductor layer to the oxide semiconductor layer. It is thus possible to provide a semiconductor device having favorable electrical characteristics and high long-term reliability.
- FIGS. 9A, 9B, and 9C are a top view and cross-sectional views which illustrate a transistor of one embodiment of the present invention.
- FIG. 9A is the top view of the transistor, and a cross section taken along a dashed-dotted line X 4 -Y 4 in FIG. 9A is illustrated in FIG. 9B .
- a cross section taken along a dashed-dotted line V 4 -W 4 in FIG. 9A is illustrated in FIG. 9C .
- some components in the top view in FIG. 9A are illustrated in a see-through manner or not illustrated. Note that the same portions as or portions having functions similar to those of the transistor described in Embodiment 1 are denoted by the same reference numerals, and repeated description thereof is omitted.
- the transistor 156 illustrated in FIGS. 9A, 9B, and 9C includes the oxide insulating film 104 formed over the substrate 102 ; the oxide semiconductor layer 106 formed over the oxide insulating film 104 ; the first source electrode layer 168 a and the first drain electrode layer 168 b formed over the oxide semiconductor layer 106 ; the second source electrode layer 110 a and the second drain electrode layer 110 b formed over the first source electrode layer 168 a and the first drain electrode layer 168 b , respectively; the gate insulating film 112 formed over the oxide insulating film 104 , the oxide semiconductor layer 106 , the second source electrode layer 110 a , and the second drain electrode layer 110 b ; the gate electrode layer 174 formed over the gate insulating film 112 and in a position overlapping with the oxide semiconductor layer 106 ; and the protective insulating film 116 formed over the gate insulating film 112 and the gate electrode layer 174 .
- another insulating layer, another wiring, or the like may be formed over the protective
- the transistor 156 described in this embodiment is different from the transistor 150 described in Embodiment 1 in the shapes of the first source electrode layer 168 a , the first drain electrode layer 168 b , and the gate electrode layer 174 .
- the second source electrode layer 110 a , the second drain electrode layer 110 b , the gate insulating film 112 , the gate electrode layer 174 , and the protective insulating film 116 which are formed over the first source electrode layer 168 a and the first drain electrode layer 168 b have shapes corresponding to the shapes of the first source electrode layer 168 a and the first drain electrode layer 168 b.
- the gate electrode layer 114 is provided in a position overlapping with the first source electrode layer 108 a , the first drain electrode layer 108 b , the second source electrode layer 110 a , and the second drain electrode layer 110 b ; however, in the transistor 156 described in this embodiment, the gate electrode layer 174 is provided in a position overlapping with the second source electrode layer 110 a and the second drain electrode layer 110 b . In other words, the gate electrode layer 174 is not provided in a position overlapping with the first source electrode layer 168 a and the first drain electrode layer 168 b.
- the transistor 156 described in this embodiment can be fabricated by referring to the fabrication methods of the transistors 152 and 154 described in the above embodiments for the structures of the other components.
- transistor 158 illustrated in FIGS. 10A to 10C is described.
- the transistor 158 illustrated in FIGS. 10A, 10B, and 10C includes the oxide insulating film 104 formed over the substrate 102 ; the oxide semiconductor layer 106 formed over the oxide insulating film 104 ; a first source electrode layer 178 a and a first drain electrode layer 178 b formed over the oxide semiconductor layer 106 ; a second source electrode layer 180 a and a second drain electrode layer 180 b formed over the first source electrode layer 178 a and the first drain electrode layer 178 b , respectively; the gate insulating film 112 formed over the oxide insulating film 104 , the oxide semiconductor layer 106 , the second source electrode layer 180 a , and the second drain electrode layer 180 b ; the gate electrode layer 174 formed over the gate insulating film 112 and in a position overlapping with the oxide semiconductor layer 106 ; and the protective insulating film 116 formed over the gate insulating film 112 and the gate electrode layer 174 .
- another insulating layer, another wiring, or the like may be formed
- the transistor 158 described in this embodiment is different from the transistor 150 described in Embodiment 1 in the shapes of the first source electrode layer 178 a , the first drain electrode layer 178 b , the second source electrode layer 180 a , the second drain electrode layer 180 b , and the gate electrode layer 174 .
- the second source electrode layer 180 a , the second drain electrode layer 180 b , the gate insulating film 112 , the gate electrode layer 174 , and the protective insulating film 116 which are formed over the first source electrode layer 178 a and the first drain electrode layer 178 b have shapes corresponding to the shapes of the first source electrode layer 178 a and the first drain electrode layer 178 b.
- the second source electrode layer 180 a , the second drain electrode layer 180 b , and the gate insulating film 112 can have favorable coverage.
- the second source electrode layer 180 a and the second drain electrode layer 180 b are provided on inner sides than the edges of the first source electrode layer 178 a and the first drain electrode layer 178 b in the cross section in the channel length direction ( FIG. 10B ).
- the first source electrode layer 178 a and the first drain electrode layer 178 b are not necessarily covered with the second source electrode layer 180 a and the second drain electrode layer 180 b as long as the second source electrode layer 180 a and the second drain electrode layer 180 b are provided in this manner at least over a region to be a channel length of the oxide semiconductor layer 106 .
- first source electrode layer and the first drain electrode layer are covered with the second source electrode layer and the second drain electrode layer as in any of the transistors described in the above embodiments, a possibility that oxygen might be diffused or transferred to the side faces of the first source electrode layer and the first drain electrode layer is reduced; accordingly, oxygen can be favorably supplied to the oxide semiconductor layer from the oxide insulating film through the gate insulating film.
- the above is the transistor of one embodiment of the present invention, whose structure can suppress an increase in oxygen vacancies in the oxide semiconductor layer. Specifically, in the transistor, oxygen can be supplied from the oxide insulating film and the gate insulating film which are in contact with the oxide semiconductor layer to the oxide semiconductor layer. It is thus possible to provide a semiconductor device having favorable electrical characteristics and high long-term reliability.
- FIG. 11A is a cross-sectional view of the semiconductor device
- FIG. 11B is a circuit diagram of the semiconductor device.
- the semiconductor device illustrated in FIGS. 11A and 11B includes a transistor 3200 including a first semiconductor material in a lower portion, and a transistor 3202 including a second semiconductor material and a capacitor 3204 in an upper portion.
- a transistor 3202 any of the transistors described in Embodiments 1 to 5 can be used, and an example in which the transistor 150 described in Embodiment 1 with reference to FIGS. 1A to 1E is applied to the transistor 3202 is described in this embodiment.
- One electrode of the capacitor 3204 is formed using the same material as a gate electrode of the transistor 3202 , the other electrode of the capacitor 3204 is formed using the same material as a source electrode and a drain electrode of the transistor 3202 , and a dielectric of the capacitor 3204 is formed using the same material as the gate insulating film 112 of the transistor 3202 ; thus, the capacitor 3204 can be formed at the same time as the transistor 3202 .
- the first semiconductor material and the second semiconductor material are preferably materials having different band gaps.
- the first semiconductor material may be a semiconductor material (such as silicon) other than an oxide semiconductor
- the second semiconductor material may be the oxide semiconductor described in Embodiment 1.
- a transistor including, for example, crystalline silicon as a material other than an oxide semiconductor can operate at high speed easily.
- a transistor including an oxide semiconductor enables charge to be held for a long time owing to its electrical characteristics, that is, the low off-state current.
- both of the above transistors are n-channel transistors in the following description, it is needless to say that p-channel transistors can be used.
- the specific structure of the semiconductor device such as the material used for the semiconductor device and the structure of the semiconductor device, is not necessarily limited to that described here except for the use of the transistor described in Embodiment 1, which is formed using an oxide semiconductor for storing data.
- the transistor 3200 in FIG. 11A includes a channel formation region provided in a substrate 3000 including a semiconductor material (such as crystalline silicon), impurity regions provided such that the channel formation region is provided therebetween, intermetallic compound regions provided in contact with the impurity regions, a gate insulating film provided over the channel formation region, and a gate electrode layer provided over the gate insulating film.
- a transistor whose source electrode layer and drain electrode layer are not illustrated in a drawing may also be referred to as a transistor for the sake of convenience.
- a source region and a source electrode layer may be collectively referred to as a source electrode layer, and a drain region and a drain electrode layer may be collectively referred to as a drain electrode layer. That is, in this specification, the term “source electrode layer” might include a source region.
- an element isolation insulating layer 3106 is formed on the substrate 3000 so as to surround the transistor 3200 , and an oxide insulating film 3220 is formed so as to cover the transistor 3200 .
- the element isolation insulating layer 3106 can be formed by an element isolation technique such as local oxidation of silicon (LOCOS) or shallow trench isolation (STI).
- the transistor 3200 formed using a crystalline silicon substrate can operate at high speed.
- data can be read at high speed.
- CMP treatment is performed on the oxide insulating film 3220 covering the transistor 3200 , whereby the oxide insulating film 3220 is planarized and, at the same time, an upper surface of the gate electrode layer of the transistor 3200 is exposed.
- the transistor 3202 is provided over the oxide insulating film 3220 , and one of the source electrode and the drain electrode thereof is extended so as to function as the other electrode of the capacitor 3204 .
- the transistor 3202 in FIG. 11A is a top-gate transistor in which a channel is formed in an oxide semiconductor layer. Since the off-state current of the transistor 3202 is low, stored data can be retained for a long period owing to such a transistor. In other words, refresh operation becomes unnecessary or the frequency of the refresh operation in a semiconductor memory device can be extremely low, which leads to a sufficient reduction in power consumption.
- an electrode 3150 overlaps with the transistor 3202 with the oxide insulating film 3220 provided therebetween.
- the threshold voltage of the transistor 3202 can be controlled.
- long-term reliability of the transistor 3202 can be improved.
- the transistor 3200 and the transistor 3202 can be formed so as to overlap with each other as illustrated in FIG. 11A , whereby the area occupied by them can be reduced. Accordingly, the degree of integration of the semiconductor device can be increased.
- FIG. 11B An example of a circuit configuration corresponding to FIG. 11A is illustrated in FIG. 11B .
- a first wiring (1st Line) is electrically connected to a source electrode layer of the transistor 3200 .
- a second wiring (2nd Line) is electrically connected to a drain electrode layer of the transistor 3200 .
- a third wiring (3rd Line) is electrically connected to the other of the source electrode layer and the drain electrode layer of the transistor 3202 , and a fourth wiring (4th Line) is electrically connected to the gate electrode layer of the transistor 3202 .
- the gate electrode layer of the transistor 3200 and the one of the source electrode layer and the drain electrode layer of the transistor 3202 are electrically connected to the other electrode of the capacitor 3204 .
- a fifth wiring (5th Line) is electrically connected to the one electrode of the capacitor 3204 .
- the semiconductor device in FIG. 11B utilizes a characteristic in which the potential of the gate electrode layer of the transistor 3200 can be held, and thus enables writing, storing, and reading of data as follows.
- the potential of the fourth wiring is set to a potential at which the transistor 3202 is turned on, so that the transistor 3202 is turned on. Accordingly, the potential of the third wiring is supplied to the gate electrode layer of the transistor 3200 and the capacitor 3204 . That is, a predetermined charge is supplied to the gate electrode layer of the transistor 3200 (writing).
- a predetermined charge is supplied to the gate electrode layer of the transistor 3200 (writing).
- one of two kinds of charges providing different potential levels hereinafter referred to as a low-level charge and a high-level charge
- the potential of the fourth wiring is set to a potential at which the transistor 3202 is turned off, so that the transistor 3202 is turned off.
- the charge supplied to the gate electrode layer of the transistor 3200 is held (holding).
- the off-state current of the transistor 3202 is extremely low, the charge of the gate electrode layer of the transistor 3200 is held for a long time.
- the potential of the second wiring varies depending on the amount of charge held in the gate electrode layer of the transistor 3200 .
- an apparent threshold voltage V th _ H in the case where the high-level charge is given to the gate electrode layer of the transistor 3200 is lower than an apparent threshold voltage V th _ L in the case where the low-level charge is given to the gate electrode layer of the transistor 3200 .
- an apparent threshold voltage refers to the potential of the fifth wiring which is needed to turn on the transistor 3200 .
- the potential of the fifth wiring is set to a potential V 0 which is between V th _ H and V th _ L , whereby charge supplied to the gate electrode layer of the transistor 3200 can be determined.
- V 0 which is between V th _ H and V th _ L
- charge supplied to the gate electrode layer of the transistor 3200 can be determined.
- the transistor 3200 is turned on.
- the data stored in the gate electrode layer can be read by determining the potential of the second wiring.
- the fifth wiring in the case where data is not read may be supplied with a potential at which the transistor 3200 is turned off regardless of the state of the gate electrode layer, that is, a potential lower than V th _ H .
- the fifth wiring may be supplied with a potential at which the transistor 3200 is turned on regardless of the state of the gate electrode layer, that is, a potential higher than V th _ L .
- the semiconductor device described in this embodiment can retain stored data for an extremely long period. In other words, refresh operation becomes unnecessary or the frequency of the refresh operation can be extremely low, which leads to a sufficient reduction in power consumption. Moreover, stored data can be retained for a long period even when power is not supplied (note that a potential is preferably fixed).
- high voltage is not needed for writing data and there is no problem of deterioration of elements.
- a conventional nonvolatile memory it is not necessary to inject and extract electrons into and from a floating gate, and thus a problem such as deterioration of a gate insulating film does not arise at all. That is, the semiconductor device according to the disclosed invention does not have a limitation on the number of times data can be rewritten, which is a problem of a conventional nonvolatile memory, and the reliability thereof is drastically improved.
- data is written depending on the on state and the off state of the transistor, whereby high-speed operation can be easily achieved.
- a miniaturized and highly-integrated semiconductor device having high electrical characteristics and a fabrication method of the semiconductor device can be provided.
- FIG. 12A illustrates an example of a circuit configuration of the semiconductor device
- FIG. 12B is a conceptual diagram illustrating an example of the semiconductor device.
- a transistor 4162 included in the semiconductor device any of the transistors described in Embodiments 1 to 5 can be used.
- a capacitor 4254 can be formed through the same process and at the same time as the transistor 4162 in a manner similar to that of the capacitor 3204 described in Embodiment 6.
- a bit line BL is electrically connected to a source electrode of the transistor 4162
- a word line WL is electrically connected to a gate electrode of the transistor 4162
- a drain electrode of the transistor 4162 is electrically connected to a first terminal of the capacitor 4254 .
- the potential of the word line WL is set to a potential at which the transistor 4162 is turned on, and the transistor 4162 is turned on. Accordingly, the potential of the bit line BL is supplied to the first terminal of the capacitor 4254 (writing). After that, the potential of the word line WL is set to a potential at which the transistor 4162 is turned off, so that the transistor 4162 is turned off. Thus, the potential of the first terminal of the capacitor 4254 is held (holding).
- the transistor 4162 including an oxide semiconductor has an extremely low off-state current. For that reason, the potential of the first terminal of the capacitor 4254 (or a charge accumulated in the capacitor 4254 ) can be held for an extremely long time by turning off the transistor 4162 .
- bit line BL which is in a floating state and the capacitor 4254 are electrically connected to each other, and the charge is redistributed between the bit line BL and the capacitor 4254 .
- the potential of the bit line BL is changed.
- the amount of change in potential of the bit line BL varies depending on the potential of the first terminal of the capacitor 4254 (or the charge accumulated in the capacitor 4254 ).
- the potential of the bit line BL after charge redistribution is (C B ⁇ V BO +C ⁇ V)/(C B +C), where V is the potential of the first terminal of the capacitor 4254 , C is the capacitance of the capacitor 4254 , C B is the capacitance component of the bit line BL (hereinafter also referred to as bit line capacitance), and V BO is the potential of the bit line BL before the charge redistribution.
- the semiconductor device illustrated in FIG. 12A can hold charge that is accumulated in the capacitor 4254 for a long time because the off-state current of the transistor 4162 is extremely low. In other words, refresh operation becomes unnecessary or the frequency of the refresh operation can be extremely low, which leads to a sufficient reduction in power consumption. Moreover, stored data can be retained for a long period even when power is not supplied.
- the semiconductor device illustrated in FIG. 12B includes a memory cell array 4251 (memory cell arrays 4251 a and 4251 b ) including the plurality of memory cells 4250 illustrated in FIG. 12A as memory circuits in the upper portion, and a peripheral circuit 4253 in the lower portion, which is necessary for operating the memory cell array 4251 .
- the peripheral circuit 4253 is electrically connected to the memory cell array 4251 .
- the peripheral circuit 4253 can be provided under the memory cell arrays 4251 a and 4251 b .
- the size of the semiconductor device can be reduced.
- a semiconductor material of the transistor provided in the peripheral circuit 4253 be different from that of the transistor 4162 .
- silicon, germanium, silicon germanium, silicon carbide, or gallium arsenide can be used, and a single crystal semiconductor is preferably used.
- an organic semiconductor material or the like may be used.
- a transistor including such a semiconductor material can operate at sufficiently high speed.
- the transistor enables a variety of circuits (e.g., a logic circuit and a driver circuit) which need to operate at high speed to be favorably obtained.
- FIG. 12B illustrates, as an example, the semiconductor device in which the memory cell array 4251 has a stack of the memory cell array 4251 a and the memory cell array 4251 b ; however, the number of stacked memory cell arrays is not limited to two.
- the memory cell array 4251 a stack of three or more memory cell arrays may be used, or only one memory cell array may be used.
- the transistor 4162 is formed using an oxide semiconductor, and any of the transistors described in Embodiments 1 to 5 can be used as the transistor 4162 . Since the off-state current of the transistor including an oxide semiconductor is low, stored data can be retained for a long period. In other words, the frequency of refresh operation can be extremely low, which leads to a sufficient reduction in power consumption.
- a semiconductor device having a novel feature can be obtained by being provided with both a peripheral circuit which includes the transistor including a material other than an oxide semiconductor (in other words, a transistor capable of operating at sufficiently high speed) and a memory circuit which includes the transistor including an oxide semiconductor (in a broader sense, a transistor whose off-state current is sufficiently low).
- a peripheral circuit which includes the transistor including a material other than an oxide semiconductor
- a memory circuit which includes the transistor including an oxide semiconductor (in a broader sense, a transistor whose off-state current is sufficiently low).
- an increase in the degree of integration of the semiconductor device can be achieved.
- a miniaturized and highly-integrated semiconductor device having high electric characteristics can be provided.
- any of the transistors described in Embodiments 1 to 5 can be applied to a variety of electronic devices (including game machines) and electric devices.
- the electronic devices include display devices of televisions, monitors, and the like, lighting devices, desktop personal computers and notebook personal computers, word processors, image reproduction devices which reproduce still images or moving images stored in recording media such as digital versatile discs (DVDs), portable compact disc (CD) players, radio receivers, tape recorders, headphone stereos, stereos, cordless phone handsets, transceivers, mobile phones, car phones, portable game machines, calculators, portable information terminals, electronic notebooks, e-book readers, electronic translators, audio input devices, cameras such as video cameras and digital still cameras, electric shavers, and IC chips.
- DVDs digital versatile discs
- CD portable compact disc
- CD compact disc
- tape recorders headphone stereos, stereos, cordless phone handsets, transceivers
- mobile phones car phones, portable game machines, calculators, portable information terminals, electronic notebooks, e-book readers,
- Examples of the electric devices include high-frequency heating appliances such as microwave ovens, electric rice cookers, electric washing machines, electric vacuum cleaners, air-conditioning systems such as air conditioners, dishwashers, dish dryers, clothes dryers, futon dryers, electric refrigerators, electric freezers, electric refrigerator-freezers, freezers for preserving DNA, radiation counters, and medical equipment such as dialyzers.
- the examples of the electric devices include alarm devices such as smoke detectors, gas alarm devices, and security alarm devices.
- the examples also include industrial equipment such as guide lights, traffic lights, belt conveyors, elevators, escalators, industrial robots, and power storage systems.
- moving objects and the like driven by oil engines and electric motors using power from non-aqueous secondary batteries are also included in the category of electric devices.
- the moving objects include electric vehicles (EV), hybrid electric vehicles (HEV) which include both an internal-combustion engine and a motor, plug-in hybrid electric vehicles (PHEV), tracked vehicles in which caterpillar tracks are substituted for wheels of these vehicles, motorized bicycles including motor-assisted bicycles, motorcycles, electric wheelchairs, golf carts, boats or ships, submarines, helicopters, aircrafts, rockets, artificial satellites, space probes, planetary probes, and spacecrafts.
- EV electric vehicles
- HEV hybrid electric vehicles
- PHEV plug-in hybrid electric vehicles
- tracked vehicles in which caterpillar tracks are substituted for wheels of these vehicles
- motorized bicycles including motor-assisted bicycles, motorcycles, electric wheelchairs, golf carts, boats or ships, submarines, helicopters, aircrafts, rockets, artificial satellites, space probes, planetary probes, and spacecrafts.
- a fire alarm in this specification refers to any device which raises an alarm over fire occurrence instantly, and for example, a residential fire alarm, an automatic fire alarm system, and a fire detector used for the automatic fire alarm system are included in its category.
- An alarm device illustrated in FIG. 13 includes at least a microcomputer 500 .
- the microcomputer 500 is provided in the alarm device.
- the microcomputer 500 includes a power gate controller 503 electrically connected to a high potential power supply line VDD, a power gate 504 electrically connected to the high potential power supply line VDD and the power gate controller 503 , a CPU (central processing unit) 505 electrically connected to the power gate 504 , and a sensor portion 509 electrically connected to the power gate 504 and the CPU 505 .
- the CPU 505 includes a volatile memory portion 506 and a nonvolatile memory portion 507 .
- the CPU 505 is electrically connected to a bus line 502 through an interface 508 .
- the interface 508 as well as the CPU 505 is electrically connected to the power gate 504 .
- an I 2 C bus can be used, for example.
- a light-emitting element 530 electrically connected to the power gate 504 through the interface 508 is provided in the alarm device described in this embodiment.
- the light-emitting element 530 is preferably an element which emits light with high directivity, and for example, an organic EL element, an inorganic EL element, or a light-emitting diode (LED) can be used.
- an organic EL element an inorganic EL element, or a light-emitting diode (LED) can be used.
- LED light-emitting diode
- the power gate controller 503 includes a timer and controls the power gate 504 with the use of the timer.
- the power gate 504 allows or stops supply of power from the high potential power supply line VDD to the CPU 505 , the sensor portion 509 , and the interface 508 , in accordance with the control by the power gate controller 503 .
- a switching element such as a transistor can be given.
- the power gate controller 503 and the power gate 504 With the use of the power gate controller 503 and the power gate 504 , power is supplied to the sensor portion 509 , the CPU 505 , and the interface 508 in a period during which the amount of light is measured, and supply of power to the sensor portion 509 , the CPU 505 , and the interface 508 can be stopped during an interval between measurement periods.
- the alarm device operates in such a manner, whereby a reduction in power consumption of the alarm device can be achieved compared with that of the case where power is continuously supplied to the above structures.
- a transistor which has an extremely low off-state current and is used for the nonvolatile memory portion 507 , for example, a transistor including an oxide semiconductor. With the use of such a transistor, leakage current can be reduced when supply of power is stopped by the power gate 504 , so that a reduction in power consumption of the alarm device can be achieved.
- a direct-current power source 501 may be provided in the alarm device described in this embodiment so that power is supplied from the direct-current power source 501 to the high potential power supply line VDD.
- An electrode of the direct-current power source 501 on a high potential side is electrically connected to the high potential power supply line VDD, and an electrode of the direct-current power source 501 on a low potential side is electrically connected to a low potential power supply line VSS.
- the low potential power supply line VSS is electrically connected to the microcomputer 500 .
- the high potential power supply line VDD is supplied with a high potential H.
- the low potential power supply line VSS is supplied with a low potential L, for example, a ground potential (GND).
- a battery case including an electrode electrically connected to the high potential power supply line VDD, an electrode electrically connected to the low potential power supply line VSS, and a housing which can hold the battery is provided in a housing.
- the alarm device described in this embodiment does not necessarily include the direct-current power source 501 and may have, for example, a structure in which power is supplied from an alternate-current power source provided outside the alarm device through a wiring.
- a secondary battery such as a lithium ion secondary battery (also called a lithium ion storage battery or a lithium ion battery) can be used. Further, a solar battery is preferably provided so that the secondary battery can be charged.
- a lithium ion secondary battery also called a lithium ion storage battery or a lithium ion battery
- a solar battery is preferably provided so that the secondary battery can be charged.
- the sensor portion 509 measures a physical quantity relating to an abnormal situation and transmits a measurement value to the CPU 505 .
- a physical quantity relating to an abnormal situation depends on the usage of the alarm device, and in an alarm device functioning as a fire alarm, a physical quantity relating to a fire is measured. Accordingly, the sensor portion 509 measures the amount of light as a physical quantity relating to a fire and senses smoke.
- the sensor portion 509 includes an optical sensor 511 electrically connected to the power gate 504 , an amplifier 512 electrically connected to the power gate 504 , and an AD converter 513 electrically connected to the power gate 504 and the CPU 505 .
- the optical sensor 511 , the amplifier 512 , and the AD converter 513 which are provided in the sensor portion 509 , and the light-emitting element 530 operate when the power gate 504 allows supply of power to the sensor portion 509 .
- FIG. 14 illustrates part of the cross section of the alarm device illustrated in FIG. 13 .
- element isolation regions 603 are formed in a p-type semiconductor substrate 601 , and an n-channel transistor 719 including a gate insulating film 607 , a gate electrode layer 609 , n-type impurity regions 611 a and 611 b , an insulating film 615 , and an insulating film 617 is formed.
- the n-channel transistor 719 is formed using a semiconductor other than an oxide semiconductor, such as single crystal silicon, so that the n-channel transistor 719 can operate at sufficiently high speed. Accordingly, a volatile memory portion of a CPU that can achieve high-speed access can be formed.
- contact plugs 619 a and 619 b are formed in openings which are formed by partly etching the insulating films 615 and 617 , and an insulating film 621 having groove portions is formed over the insulating film 617 and the contact plugs 619 a and 619 b.
- Wirings 623 a and 623 b are formed in the groove portions of the insulating film 621 , and an insulating film 620 formed by a sputtering method, a CVD method, or the like is provided over the insulating film 621 and the wirings 623 a and 623 b .
- An insulating film 622 having a groove portion is formed over the insulating film 620 .
- An electrode 624 functioning as a back gate electrode of a second transistor 717 is formed in the groove portion of the insulating film 622 .
- the electrode 624 can control the threshold voltage of the second transistor 717 .
- An oxide insulating film 625 formed by a sputtering method, a CVD method, or the like is provided over the insulating film 622 and the electrode 624 , and the second transistor 717 and a photoelectric conversion element 714 are provided over the oxide insulating film 625 .
- the second transistor 717 includes an oxide semiconductor layer 606 , a first source electrode layer 616 a and a first drain electrode layer 616 b in contact with the oxide semiconductor layer 606 , a second source electrode layer 626 a and a second drain electrode layer 626 b in contact with upper portions of the first source electrode layer 616 a and the first drain electrode layer 616 b , a gate insulating film 612 , a gate electrode layer 604 , and a protective insulating film 618 .
- an insulating film 645 and an insulating film 646 cover the photoelectric conversion element 714 and the second transistor 717 , and a wiring 649 is formed over the insulating film 646 so as to be in contact with the first drain electrode layer 616 b .
- the wiring 649 functions as the node which electrically connects a drain electrode of the second transistor 717 to the gate electrode layer 609 of the n-channel transistor 719 .
- connection portion of the second transistor 717 and the wiring 649 is in contact with the first drain electrode layer 616 b
- a structure in which the connection portion is in contact with the second drain electrode layer 626 b may be employed, for example.
- any of the transistors described in Embodiments 1 to 5 can be used as the second transistor 717 , and the oxide semiconductor layer 606 corresponds to the oxide semiconductor layer 106 described in Embodiment 1.
- the first source electrode layer 616 a and the first drain electrode layer 616 b correspond to the first source electrode layer 108 a and the first drain electrode layer 108 b described in Embodiment 1, respectively.
- the second source electrode layer 626 a and the second drain electrode layer 626 b correspond to the second source electrode layer 110 a and the second drain electrode layer 110 b described in Embodiment 1, respectively.
- the optical sensor 511 includes the photoelectric conversion element 714 , a capacitor, a first transistor, the second transistor 717 , a third transistor, and the n-channel transistor 719 .
- the photoelectric conversion element 714 a photodiode can be used here, for example.
- One of terminals of the photoelectric conversion element 714 is electrically connected to the low potential power supply line VSS, and the other of the terminals thereof is electrically connected to one of the first source electrode layer 616 a and the first drain electrode layer 616 b and/or one of the second source electrode layer 626 a and the second drain electrode layer 626 b of the second transistor 717 .
- the gate electrode layer 604 of the second transistor 717 is supplied with an electric charge accumulation control signal Tx, and the other of the first source electrode layer 616 a and the first drain electrode layer 616 b and/or the other of the second source electrode layer 626 a and the second drain electrode layer 626 b of the second transistor 717 are/is electrically connected to one of a pair of electrodes of the capacitor, one of a source electrode and a drain electrode of the first transistor, and the gate electrode of the n-channel transistor 719 (hereinafter the node is referred to as a node FD in some cases).
- the other of the pair of electrodes of the capacitor is electrically connected to the low potential power supply line VSS.
- a gate electrode of the first transistor is supplied with a reset signal Res, and the other of the source electrode and the drain electrode thereof is electrically connected to the high potential power supply line VDD.
- One of a source electrode and a drain electrode of the n-channel transistor 719 is electrically connected to one of a source electrode and a drain electrode of the third transistor and the amplifier 512 .
- the other of the source electrode and the drain electrode of the n-channel transistor 719 is electrically connected to the high potential power supply line VDD.
- a gate electrode of the third transistor is supplied with a bias signal Bias, and the other of the source electrode and the drain electrode thereof is electrically connected to the low potential power supply line VSS.
- the capacitor is not necessarily provided.
- a structure without the capacitor may be employed.
- the transistor having an extremely low off-state current is preferably used.
- a transistor including an oxide semiconductor is preferably used. With such a structure, the potential of the node FD can be held for a long time.
- the photoelectric conversion element 714 is electrically connected to the second transistor 717 and is provided over the oxide insulating film 625 .
- the photoelectric conversion element 714 includes a semiconductor film 660 provided over the oxide insulating film 625 , and the first source electrode layer 616 a and an electrode 616 c which are in contact with a top surface of the semiconductor film 660 .
- the first source electrode layer 616 a is an electrode functioning as the source electrode or the drain electrode of the second transistor 717 and electrically connects the photoelectric conversion element 714 to the second transistor 717 .
- the second source electrode layer 626 a and an electrode 626 c are provided over the first source electrode layer 616 a and the electrode 616 c , respectively.
- the gate insulating film 612 Over the semiconductor film 660 , the second source electrode layer 626 a , and the electrode 626 c , the gate insulating film 612 , the protective insulating film 618 , the insulating film 645 , and the insulating film 646 are provided. Further, a wiring 656 is formed over the insulating film 646 and is in contact with the electrode 616 c through an opening provided in the electrode 626 c , the gate insulating film 612 , the protective insulating film 618 , the insulating film 645 , and the insulating film 646 .
- the electrode 616 c can be formed in steps similar to those of the first source electrode layer 616 a and the first drain electrode layer 616 b , and the wiring 656 can be formed in steps similar to those of the wiring 649 .
- the semiconductor film 660 a semiconductor film which can perform photoelectric conversion is provided, and for example, silicon or germanium can be used.
- the semiconductor film 660 functions as an optical sensor which senses visible light. Further, there is a difference, between silicon and germanium, in wavelengths of electromagnetic waves that can be absorbed.
- the semiconductor film 660 includes germanium, a sensor which mainly senses an infrared ray can be obtained.
- the sensor portion 509 including the optical sensor 511 can be incorporated into the microcomputer 500 , so that the number of components can be reduced and the size of the housing of the alarm device can be reduced.
- the optical sensor or the photoelectric conversion element may be externally provided so as to be electrically connected to the microcomputer 500 .
- the CPU 505 in which a plurality of circuits including any of the transistors described in the above embodiments are combined and mounted on one IC chip is used.
- FIGS. 15A to 15C are block diagrams illustrating a specific configuration of a CPU at least partly including any of the transistors described in Embodiments 1 to 5.
- the CPU illustrated in FIG. 15A includes an arithmetic logic unit (ALU) 1191 , an ALU controller 1192 , an instruction decoder 1193 , an interrupt controller 1194 , a timing controller 1195 , a register 1196 , a register controller 1197 , a bus interface 1198 , a rewritable ROM 1199 , and an ROM interface 1189 over a substrate 1190 .
- a semiconductor substrate, an SOI substrate, a glass substrate, or the like is used as the substrate 1190 .
- the ROM 1199 and the ROM interface 1189 may be provided over a separate chip.
- the CPU in FIG. 15A is just an example in which the configuration has been simplified, and an actual CPU may have various configurations depending on the application.
- An instruction that is input to the CPU through the bus interface 1198 is input to the instruction decoder 1193 and decoded therein, and then, input to the ALU controller 1192 , the interrupt controller 1194 , the register controller 1197 , and the timing controller 1195 .
- the ALU controller 1192 , the interrupt controller 1194 , the register controller 1197 , and the timing controller 1195 conduct various controls in accordance with the decoded instruction. Specifically, the ALU controller 1192 generates signals for controlling the operation of the ALU 1191 . While the CPU is executing a program, the interrupt controller 1194 judges an interrupt request from an external input/output device or a peripheral circuit on the basis of its priority or a mask state, and processes the request. The register controller 1197 generates an address of the register 1196 , and reads/writes data from/to the register 1196 in accordance with the state of the CPU.
- the timing controller 1195 generates signals for controlling operation timings of the ALU 1191 , the ALU controller 1192 , the instruction decoder 1193 , the interrupt controller 1194 , and the register controller 1197 .
- the timing controller 1195 includes an internal clock generator for generating an internal clock signal CLK 2 based on a reference clock signal CLK 1 , and supplies the internal clock signal CLK 2 to the above circuits.
- a memory cell is provided in the register 1196 .
- the memory cell of the register 1196 any of the transistors described in the above embodiments can be used.
- the register controller 1197 selects operation of storing data in the register 1196 in accordance with an instruction from the ALU 1191 . That is, the register controller 1197 selects whether data is stored by a flip-flop or by a capacitor in the memory cell included in the register 1196 . When data storing by the flip-flop is selected, a power supply voltage is supplied to the memory cell in the register 1196 . When data storing by the capacitor is selected, the data is rewritten in the capacitor, and supply of power supply voltage to the memory cell in the register 1196 can be stopped.
- the power supply can be stopped by a switching element provided between a memory cell group and a node to which a power supply potential VDD or a power supply potential VSS is supplied, as illustrated in FIG. 15B or FIG. 15C . Circuits illustrated in FIGS. 15B and 15C are described below.
- FIGS. 15B and 15C each illustrate an example of the configuration of a memory circuit in which any of the transistors described in the above embodiments is used as a switching element which controls supply of a power supply potential to a memory cell.
- the memory device illustrated in FIG. 15B includes a switching element 1141 and a memory cell group 1143 including a plurality of memory cells 1142 .
- a switching element 1141 As each of the memory cells 1142 , any of the transistors described in the above embodiments can be used.
- Each of the memory cells 1142 included in the memory cell group 1143 is supplied with the high-level power supply potential VDD via the switching element 1141 . Further, each of the memory cells 1142 included in the memory cell group 1143 is supplied with a potential of a signal IN and the low-level power supply potential VSS.
- any of the transistors described in the above embodiments is used as the switching element 1141 , and the switching of the transistor is controlled by a signal SigA supplied to a gate electrode layer thereof.
- FIG. 15B illustrates the configuration in which the switching element 1141 includes only one transistor; however, without particular limitation thereon, the switching element 1141 may include a plurality of transistors.
- the plurality of transistors may be connected to each other in parallel, in series, or in combination of parallel connection and series connection.
- the switching element 1141 controls the supply of the high-level power supply potential VDD to each of the memory cells 1142 included in the memory cell group 1143 in FIG. 15B
- the switching element 1141 may control the supply of the low-level power supply potential VSS.
- FIG. 15C an example of a memory device in which each of the memory cells 1142 included in the memory cell group 1143 is supplied with the low-level power supply potential VSS via the switching element 1141 is illustrated.
- the supply of the low-level power supply potential VSS to each of the memory cells 1142 included in the memory cell group 1143 can be controlled by the switching element 1141 .
- the transistor can also be applied to an LSI such as a digital signal processor (DSP), a custom LSI, or a field programmable gate array (FPGA).
- DSP digital signal processor
- FPGA field programmable gate array
- an alarm device 8100 is a residential fire alarm, which is an example of an electric device including a sensor portion and a microcomputer 8101 .
- the microcomputer 8101 is an example of an electronic device including a CPU in which any of the transistors described in the above embodiments is used.
- an air conditioner which includes an indoor unit 8200 and an outdoor unit 8204 is an example of an electric device including the CPU in which any of the transistors described in the above embodiments is used.
- the indoor unit 8200 includes a housing 8201 , an air outlet 8202 , a CPU 8203 , and the like.
- the CPU 8203 is provided in the indoor unit 8200 in FIG. 16A
- the CPU 8203 may be provided in the outdoor unit 8204 .
- the CPU 8203 may be provided in both the indoor unit 8200 and the outdoor unit 8204 .
- an electric refrigerator-freezer 8300 is an example of an electric device including the CPU in which any of the transistors described in the above embodiments is used.
- the electric refrigerator-freezer 8300 includes a housing 8301 , a door for a refrigerator 8302 , a door for a freezer 8303 , a CPU 8304 , and the like.
- the CPU 8304 is provided in the housing 8301 .
- FIGS. 16B and 16C illustrate an example of an electric vehicle which is an example of an electric device.
- An electric vehicle 9700 is equipped with a secondary battery 9701 .
- the output of the electric power of the secondary battery 9701 is adjusted by a control circuit 9702 and the electric power is supplied to a driving device 9703 .
- the control circuit 9702 is controlled by a processing unit 9704 including a ROM, a RAM, a CPU, or the like which is not illustrated.
- a processing unit 9704 including a ROM, a RAM, a CPU, or the like which is not illustrated.
- the driving device 9703 includes a DC motor or an AC motor either alone or in combination with an internal-combustion engine.
- the processing unit 9704 outputs a control signal to the control circuit 9702 based on input data such as data of operation (e.g., acceleration, deceleration, or stop) by a driver or data during driving (e.g., data on an upgrade or a downgrade, or data on a load on a driving wheel) of the electric vehicle 9700 .
- the control circuit 9702 adjusts the electric energy supplied from the secondary battery 9701 in accordance with the control signal of the processing unit 9704 to control the output of the driving device 9703 .
- an inverter which converts direct current into alternate current is also incorporated.
- a conductive film was formed over an oxide semiconductor film and diffusion or transfer of elements which exist between the stacked films was examined by secondary ion mass spectrometry (SIMS), and results thereof will be described.
- SIMS secondary ion mass spectrometry
- FIGS. 17A and 17B each show SIMS analysis results of profiles of an oxygen isotope ( 18 O) in a depth direction before and after heat treatment in samples which were each fabricated with a stack of an IGZO film and a tungsten film by a sputtering method.
- the IGZO film was formed by a DC sputtering method with a sputtering target containing In, Ga, and Zn at an atomic ratio of 1:1:1 or 1:3:2 and a deposition gas containing Ar and O 2 ( 18 O) at a flow rate ratio of 2:1.
- the tungsten film was formed by a DC sputtering method with a tungsten sputtering target and a 100 percent Ar gas used as a deposition gas. Note that heat treatment was performed at 300° C., 350° C., 400° C., and 450° C. each for one hour, and five samples including a sample which was not subjected to heat treatment were compared with one another.
- the IGZO film formed with the sputtering target containing In, Ga, and Zn at an atomic ratio of 1:1:1 is crystalline
- the IGZO film formed with the sputtering target containing In, Ga, and Zn at an atomic ratio of 1:3:2 is amorphous.
- the fabrication process of the transistor involves some heat treatment steps, oxygen vacancies are generated in a region of the oxide semiconductor layer, which is in contact with the source electrode or the drain electrode, and the region is changed to an n-type.
- the n-type region can serve as a source or a drain of the transistor.
- FIGS. 18A and 18B each show the analysis results by SIMS in samples which were each fabricated using a tantalum nitride film instead of the tungsten film.
- the tantalum nitride film was formed by a reactive sputtering method (a DC sputtering method) with a tantalum sputtering target and a deposition gas containing Ar and N 2 at a flow rate ratio of 5:1. Note that heat treatment was performed under four conditions similar to the above, and five samples including a sample which was not subjected to heat treatment were compared with one another.
- FIG. 18A shows the analysis results by SIMS in samples which were each fabricated with a stack of the IGZO film whose atomic ratio of In to Ga and Zn was 1:1:1 and the tantalum nitride film. In any of the samples, transfer of oxygen to the tantalum nitride film was not observed and its behavior was different from that of the sample with the tungsten film in FIG. 17A .
- FIG. 18B shows the analysis results by SIMS in samples which were each formed with a stack of the IGZO film whose atomic ratio of In to Ga and Zn was 1:3:2 and the tantalum nitride film.
- the tantalum nitride film is a film that is not easily bonded to oxygen or a film to which oxygen is not easily transferred.
- FIGS. 19A and 19B each show the analysis results by SIMS in samples which were each fabricated using a titanium nitride film instead of the tungsten film.
- the titanium nitride film was formed by a reactive sputtering method (a DC sputtering method) with a titanium sputtering target and a 100 percent N 2 gas used as a deposition gas. Note that heat treatment was performed under four conditions similar to the above, and five samples including a sample which was not subjected to heat treatment were compared with one another.
- FIG. 19A shows the analysis results by SIMS in samples which were each fabricated with a stack of the IGZO film whose atomic ratio of In to Ga and Zn was 1:1:1 and the titanium nitride film. In any of the samples, transfer of oxygen to the titanium nitride film was not observed and its behavior was different from that of the sample with the tungsten film in FIG. 17A .
- FIG. 19B shows the analysis results by SIMS in samples which were each fabricated with a stack of the IGZO film whose atomic ratio of In to Ga and Zn was 1:3:2 and the titanium nitride film.
- the titanium nitride film is a film that is not easily bonded to oxygen or a film to which oxygen is not easily transferred.
- FIGS. 20A and 20B each show SIMS analysis results of profiles of nitrogen in a depth direction before and after heat treatment in samples which were each fabricated with a tantalum nitride film or a titanium nitride film formed over an IGZO film by a sputtering method.
- the IGZO film was formed by a DC sputtering method with a sputtering target containing In, Ga, and Zn at an atomic ratio of 1:1:1 and a deposition gas containing Ar and O 2 at a flow rate ratio of 2:1.
- the tantalum nitride film and the titanium nitride film were formed by the above method. Note that heat treatment was performed at 400° C. for one hour, and two samples including a sample which was not subjected to heat treatment were compared with each other.
- FIGS. 21A and 21B show SIMS analysis results of profiles of tantalum and titanium, respectively, in a depth direction in samples similar to those shown in FIGS. 20A and 20B as examples. As shown in FIGS. 21A and 21B , transfer of tantalum or titanium to the IGZO film was not observed. Accordingly, each of titanium and tantalum which might serve as an impurity affecting the electrical characteristics of the transistor is not widely transferred to the IGZO film from the tantalum nitride film or the titanium nitride film.
- a film of a conductive nitride such as tantalum nitride or titanium nitride is a film that is not easily bonded to oxygen or a film to which oxygen is not easily transferred, and nitrogen and a metal element in such a conductive nitride are not easily transferred to the oxide semiconductor film.
- FIG. 22 shows measurement results of sheet resistance values of samples each fabricated as follows with respect to a depth to which an IGZO film was etched: the IGZO film was formed by a sputtering method, a tungsten film or a titanium nitride film was stacked over the IGZO film by a sputtering method, and then the tungsten film or the titanium nitride film was removed. For comparison, a sample in which a conductive film was not formed over the IGZO film was also fabricated.
- the IGZO film was formed by a DC sputtering method with a sputtering target containing In, Ga, and Zn at an atomic ratio of 1:1:1 and a deposition gas containing Ar and O 2 ( 18 O) at a flow rate ratio of 2:1.
- the tungsten film was formed by a DC sputtering method with a tungsten sputtering target and a 100 percent Ar gas used as a deposition gas.
- the titanium nitride film was formed by a reactive sputtering method (a DC sputtering method) with a titanium sputtering target and a 100 percent N 2 gas used as a deposition gas.
- the tungsten film and the titanium nitride film were etched using hydrogen peroxide water.
- the IGZO film was etched using a mixed solution of hydrogen peroxide water and ammonia. The remaining thickness of the IGZO film after the etching was measured using spectroscopic ellipsometry before and after the etching to obtain the depth to which the IGZO film was etched.
- a low-resistant mixed layer of IGZO and tungsten is formed in a region of the IGZO film, which is close to the surface thereof, and that an n-type region is formed due to oxygen vacancies which exist in the above region by transfer of oxygen of the IGZO film to the tungsten film, for example.
- FIG. 23A shows measurement results of sheet resistance values of samples each fabricated as follows with respect to a depth to which an IGZO film was etched: the IGZO film was formed by a sputtering method, a tungsten film or a titanium nitride film was stacked over the IGZO film by a sputtering method, heat treatment was performed, and then the tungsten film or the titanium nitride film was removed. For comparison, a sample in which a conductive film was not formed over the IGZO film was also fabricated.
- the formation of the IGZO film, and the tungsten film or the titanium nitride film and the removal of the tungsten film or the titanium nitride film were performed in manners similar to those of the above.
- the heat treatment was performed at 400° C. under a N 2 atmosphere for one hour.
- the resistance of the IGZO film was reduced.
- the resistance of the IGZO film was most reduced in the region close to the surface thereof and reduced up to the greatest depth. This suggests that the tungsten film takes oxygen of the IGZO film thereinto most easily.
- the behavior of the sample in which the titanium nitride film was formed over the IGZO film was similar to that of the sample in which a conductive film was not formed over the IGZO film.
- FIG. 23B shows measurement results of sheet resistance values of samples each fabricated as follows with respect to a depth to which an IGZO film was etched: a silicon oxide film was formed by a sputtering method, the IGZO film was formed over the silicon oxide film by a sputtering method, a tungsten film or a titanium nitride film was stacked over the IGZO film by a sputtering method, heat treatment was performed, and then the tungsten film or the titanium nitride film was removed. For comparison, a sample in which a conductive film was not formed over the IGZO film was also fabricated.
- the silicon oxide film was formed by a reactive sputtering method (a DC sputtering method) with a silicon sputtering target and a 100 percent O 2 gas used as a deposition gas. Note that the formation of the IGZO film, and the tungsten film or the titanium nitride film and the removal of the tungsten film or the titanium nitride film were performed in manners similar to those of the above.
- the heat treatment was performed at 400° C. under a N 2 atmosphere for one hour.
Abstract
A semiconductor device in which an increase in oxygen vacancies in an oxide semiconductor layer can be suppressed is provided. A semiconductor device with favorable electrical characteristics is provided. A highly reliable semiconductor device is provided. A semiconductor device includes an oxide semiconductor layer in a channel formation region, and by the use of an oxide insulating film below and in contact with the oxide semiconductor layer and a gate insulating film over and in contact with the oxide semiconductor layer, oxygen of the oxide insulating film or the gate insulating film is supplied to the oxide semiconductor layer. Further, a conductive nitride is used for a metal film of a source electrode layer and a drain electrode layer, whereby diffusion of oxygen to the metal film is suppressed.
Description
- 1. Field of the Invention
- The present invention relates to a semiconductor device including an oxide semiconductor and a method for fabricating the semiconductor device.
- In this specification, a “semiconductor device” refers to a device that can function by utilizing semiconductor characteristics; an electro-optical device, a semiconductor circuit, and an electric device are all included in the category of the semiconductor device.
- 2. Description of the Related Art
- Attention has been focused on a technique for forming a transistor using a semiconductor thin film formed over a substrate having an insulating surface (also referred to as a thin film transistor (TFT)). The transistor is applied to a wide range of electronic devices such as an integrated circuit (IC) or an image display device (display device). A silicon-based semiconductor material is widely known as a material for a semiconductor thin film applicable to a transistor. As another example, an oxide semiconductor has been attracting attention.
- For example, a transistor whose active layer includes an amorphous oxide semiconductor containing indium (In), gallium (Ga), and zinc (Zn) is disclosed in
Patent Document 1. - It is known that an oxygen vacancy in an oxide semiconductor becomes a donor; thus, in the case where the oxide semiconductor is used for a channel formation region of a transistor, an oxide semiconductor layer including as few oxygen vacancies as possible is preferably used.
- However, even when an oxide semiconductor layer includes few oxygen vacancies initially, oxygen vacancies will increase in number from various causes. An increase in oxygen vacancies in an oxide semiconductor layer causes poor electrical characteristics in some cases; for example, the transistor becomes normally-on, leakage current increases, or threshold voltage is shifted due to stress application.
- Therefore, an object of one embodiment of the present invention is to provide a semiconductor device in which an increase in oxygen vacancies in an oxide semiconductor layer can be suppressed. Another object is to provide a semiconductor device with favorable electrical characteristics. A further object is to provide a highly reliable semiconductor device.
- In one embodiment of the present invention, a semiconductor device includes an oxide semiconductor layer in a channel formation region. An oxide insulating film below and in contact with the oxide semiconductor layer and a gate insulating film over and in contact with the oxide semiconductor layer are used to supply oxygen of the oxide insulating film or the gate insulating film to the oxide semiconductor layer. Further, a conductive nitride is used for a metal film of a source electrode layer and a drain electrode layer, whereby diffusion or transfer of oxygen to the metal film is suppressed. Details are described below.
- One embodiment of the present invention is a semiconductor device including an oxide insulating film; an oxide semiconductor layer over the oxide insulating film; a first source electrode layer and a first drain electrode layer in contact with the oxide semiconductor layer; a second source electrode layer and a second drain electrode layer covering the first source electrode layer and the first drain electrode layer, respectively, and being in contact with the oxide semiconductor layer; a gate insulating film over the oxide insulating film, the oxide semiconductor layer, the second source electrode layer, and the second drain electrode layer; a gate electrode layer over the gate insulating film and in a position overlapping with the oxide semiconductor layer; and a protective insulating film over the gate insulating film and the gate electrode layer. The gate insulating film is partly in contact with the oxide insulating film in an exterior region of the second source electrode layer and the second drain electrode layer.
- Another embodiment of the present invention is a semiconductor device including an oxide insulating film; an oxide semiconductor layer over the oxide insulating film; a first source electrode layer and a first drain electrode layer in contact with the oxide semiconductor layer; a second source electrode layer and a second drain electrode layer in contact with the first source electrode layer and the first drain electrode layer, respectively, and in contact with the oxide semiconductor layer; a gate insulating film over the oxide insulating film, the oxide semiconductor layer, the first source electrode layer, the first drain electrode layer, the second source electrode layer, and the second drain electrode layer; a gate electrode layer over the gate insulating film and in a position overlapping with the oxide semiconductor layer; and a protective insulating film over the gate insulating film and the gate electrode layer. The gate insulating film is partly in contact with the oxide insulating film in an exterior region of the first source electrode layer and the first drain electrode layer.
- In each of the above structures, the first source electrode layer and the first drain electrode layer are preferably at least one material selected from Al, Cr, Cu, Ta, Ti, Mo, and W or an alloy material containing any of these as a main component.
- In each of the above structures, end portions of the first source electrode layer and the first drain electrode layer preferably have a staircase-like shape.
- In each of the above structures, the second source electrode layer and the second drain electrode layer are preferably at least one material selected from tantalum nitride, titanium nitride, and ruthenium or an alloy material containing any of these as a main component.
- In each of the above structures, the protective insulating film is preferably a silicon nitride film.
- In each of the above structures, it is preferable that the oxide semiconductor layer contain a crystal, and a c-axis of the crystal be parallel to a normal vector of a surface of the oxide semiconductor layer.
- In one embodiment of the present invention, a semiconductor device in which an increase in oxygen vacancies in an oxide semiconductor layer is suppressed can be provided. A semiconductor device with favorable electrical characteristics can be provided. A highly reliable semiconductor device can be provided.
-
FIGS. 1A to 1E are cross-sectional views and a top view which illustrate a semiconductor device. -
FIGS. 2A to 2D illustrate a method for fabricating the semiconductor device. -
FIGS. 3A to 3D illustrate the method for fabricating the semiconductor device. -
FIGS. 4A and 4B illustrate the method for fabricating the semiconductor device. -
FIGS. 5A to 5C are cross-sectional views and a top view which illustrate a semiconductor device. -
FIGS. 6A to 6D illustrate a method for fabricating the semiconductor device. -
FIGS. 7A to 7D are cross-sectional views and a top view which illustrate a semiconductor device. -
FIGS. 8A and 8B illustrate a method for fabricating the semiconductor device. -
FIGS. 9A to 9C are cross-sectional views and a top view which illustrate a semiconductor device. -
FIGS. 10A to 10C are cross-sectional views and a top view which illustrate a semiconductor device. -
FIG. 11A is a cross-sectional view of a semiconductor device, andFIG. 11B is a circuit diagram thereof. -
FIG. 12A is a circuit diagram of a semiconductor device, andFIG. 12B is a perspective view thereof. -
FIG. 13 is a block diagram of a semiconductor device. -
FIG. 14 is a cross-sectional view of a semiconductor device. -
FIGS. 15A to 15C are block diagrams of a semiconductor device. -
FIGS. 16A to 16C illustrate electronic devices to which semiconductor devices can be applied. -
FIGS. 17A and 17B each show SIMS analysis results of a stack of an IGZO film and a tungsten film. -
FIGS. 18A and 18B each show SIMS analysis results of a stack of an IGZO film and a tantalum nitride film. -
FIGS. 19A and 19B each show SIMS analysis results of a stack of an IGZO film and a titanium nitride film. -
FIGS. 20A and 20B show SIMS analysis results of a stack of an IGZO film and a tantalum nitride film and SIMS analysis results of a stack of an IGZO film and a titanium nitride film, respectively. -
FIGS. 21A and 21B show SIMS analysis results of a stack of an IGZO film and a tantalum nitride film and SIMS analysis results of a stack of an IGZO film and a titanium nitride film, respectively. -
FIG. 22 shows measurement results of sheet resistance of an IGZO film with respect to an etching depth. -
FIGS. 23A and 23B show measurement results of sheet resistance of IGZO films with respect to an etching depth. - Embodiments and examples are described in detail with reference to the drawings. Note that the present invention is not limited to the following description and it will be readily appreciated by those skilled in the art that modes and details can be modified in various ways without departing from the spirit and the scope of the present invention. Therefore, the present invention should not be limited to the descriptions of the embodiments and examples below. Note that in structures of the present invention described below, the same portions or portions having similar functions are denoted by the same reference numerals in different drawings, and description thereof is omitted in some cases.
- In this specification, functions of a “source” and a “drain” of a transistor are sometimes replaced with each other when a transistor of opposite polarity is used or when the direction of current flowing is changed in circuit operation, for example. Thus, the terms “source” and “drain” can be used to denote the drain and the source, respectively, in this specification.
- In this embodiment, a semiconductor device of one embodiment of the present invention will be described with reference to drawings.
-
FIGS. 1A, 1B, 1C, 1D, and 1E are a top view and cross-sectional views which illustrate a transistor of one embodiment of the present invention.FIG. 1A is the top view of the transistor, and a cross section taken along a dashed-dotted line X1-Y1 inFIG. 1A is illustrated inFIG. 1B . A cross section taken along a dashed-dotted line V1-W1 inFIG. 1A is illustrated inFIG. 1C .FIG. 1D illustrates widths of components of the transistor which are illustrated inFIG. 1B .FIG. 1E is an enlarged view of aregion 105 illustrated inFIG. 1B . Note that for simplification of the drawing, some components in the top view inFIG. 1A are illustrated in a see-through manner or not illustrated. - A
transistor 150 illustrated inFIGS. 1A, 1B, 1C, 1D, and 1E includes anoxide insulating film 104 formed over asubstrate 102; anoxide semiconductor layer 106 formed over theoxide insulating film 104; a firstsource electrode layer 108 a and a firstdrain electrode layer 108 b formed over theoxide semiconductor layer 106; a secondsource electrode layer 110 a and a seconddrain electrode layer 110 b formed over the firstsource electrode layer 108 a and the firstdrain electrode layer 108 b, respectively; agate insulating film 112 formed over theoxide insulating film 104, theoxide semiconductor layer 106, the secondsource electrode layer 110 a, and the seconddrain electrode layer 110 b; agate electrode layer 114 formed over thegate insulating film 112 and in a position overlapping with theoxide semiconductor layer 106; and a protectiveinsulating film 116 formed over thegate insulating film 112 and thegate electrode layer 114. Note that another insulating layer, another wiring, or the like may be formed over the protectiveinsulating film 116. - The
substrate 102 is not limited to a simple supporting substrate, and may be a substrate where another device such as a transistor is formed. In that case, at least one of thegate electrode layer 114, the firstsource electrode layer 108 a, the firstdrain electrode layer 108 b, the secondsource electrode layer 110 a, and the seconddrain electrode layer 110 b of thetransistor 150 may be electrically connected to the above device. - The
oxide insulating film 104 can have a function of supplying oxygen to theoxide semiconductor layer 106 as well as a function of preventing diffusion of an impurity from thesubstrate 102; thus, theoxide insulating film 104 is an insulating film containing oxygen. It is particularly preferable that theoxide insulating film 104 be an insulating film containing excess oxygen. An oxide insulating film containing excess oxygen refers to an oxide insulating film from which oxygen can be released by heat treatment or the like. The oxide insulating film containing excess oxygen is preferably a film in which the amount of released oxygen when converted into oxygen atoms is 1.0×1019 atoms/cm3 or more in thermal desorption spectroscopy analysis. Further, excess oxygen refers to oxygen which can be transferred in the oxide semiconductor layer, silicon oxide, or silicon oxynitride by heat treatment, oxygen in excess of an intrinsic stoichiometric composition, or oxygen which can fill Vo (oxygen vacancy) caused by lack of oxygen. Oxygen released from theoxide insulating film 104 can be diffused to a channel formation region of theoxide semiconductor layer 106, so that oxygen vacancies which might be formed in the oxide semiconductor layer can be filled with the oxygen. In this manner, stable electrical characteristics of the transistor can be achieved. - Since the
oxide insulating film 104 is provided in contact with theoxide semiconductor layer 106, oxygen can be directly diffused to theoxide semiconductor layer 106 from a lower side of theoxide semiconductor layer 106. Moreover, since theoxide insulating film 104 is provided in contact with thegate insulating film 112, oxygen can be diffused to theoxide semiconductor layer 106 from an upper side of theoxide semiconductor layer 106 through thegate insulating film 112. More specifically, oxygen released from theoxide insulating film 104 can enter the upper side region of theoxide semiconductor layer 106, which serves as a channel, by being transferred from the outside of the secondsource electrode layer 110 a (the left side inFIG. 1B ) and the outside of the seconddrain electrode layer 110 b (the right side inFIG. 1B ) through thegate insulating film 112. In other words, thegate insulating film 112 is partly in contact with theoxide insulating film 104 in an exterior region of the secondsource electrode layer 110 a and the seconddrain electrode layer 110 b. - Thus, the
gate insulating film 112 is provided between the protectiveinsulating film 116, and the secondsource electrode layer 110 a and the seconddrain electrode layer 110 b so that oxygen released from theoxide insulating film 104 can be diffused to the channel of theoxide semiconductor layer 106. Accordingly, a material to which oxygen is not easily diffused or transferred is used for the secondsource electrode layer 110 a, the seconddrain electrode layer 110 b, and the protectiveinsulating film 116. In this manner, diffusion or transfer of oxygen to the source electrode layer and the drain electrode layer at the time when oxygen is diffused to the oxide semiconductor layer through the gate insulating film can be suppressed. - In a transistor having such a structure, excess oxygen can be supplied from the
oxide insulating film 104 and thegate insulating film 112 to the channel formation region of theoxide semiconductor layer 106, whereby the transistor including theoxide semiconductor layer 106 has normally-off characteristics with a positive threshold voltage. Thus, it is possible to provide a semiconductor device in which an increase in oxygen vacancies in theoxide semiconductor layer 106 is suppressed. Further, a highly reliable semiconductor device can be provided. - Note that in the case where the
substrate 102 is a substrate where another device is formed, theoxide insulating film 104 also has a function as an interlayer insulating film. In that case, theoxide insulating film 104 is preferably subjected to planarization treatment such as chemical mechanical polishing (CMP) treatment so as to have a flat surface. - An oxide semiconductor that can be used for the
oxide semiconductor layer 106 preferably contains at least indium (In) or zinc (Zn). Alternatively, the oxide semiconductor preferably contains both In and Zn. Details of a material and a formation method which can be used for theoxide semiconductor layer 106 are to be described in description of a method for fabricating the transistor. - Note that stable electrical characteristics can be effectively imparted to a transistor in which an oxide semiconductor layer serves as a channel by reducing the concentration of impurities in the oxide semiconductor layer to make the oxide semiconductor layer intrinsic or substantially intrinsic. The term “substantially intrinsic” refers to the state where an oxide semiconductor layer has a carrier density lower than 1×1017/cm3, preferably lower than 1×1015/cm3, further preferably lower than 1×1013/cm3.
- Further, in the oxide semiconductor layer, hydrogen, nitrogen, carbon, silicon, and metal elements except for those of main components are impurities. For example, hydrogen and nitrogen form donor levels to increase the carrier density. Silicon forms impurity levels in an oxide semiconductor layer. The impurity levels serve as traps and might cause electrical characteristics of the transistor to deteriorate.
- The oxide semiconductor layer can be intrinsic or substantially intrinsic under the following conditions: in SIMS analysis, the concentration of silicon is lower than 1×1019 atoms/cm3, preferably lower than 5×1018 atoms/cm3, further preferably lower than 1×1018 atoms/cm3; the concentration of hydrogen is lower than or equal to 2×1020 atoms/cm3, preferably lower than or equal to 5×1019 atoms/cm3, further preferably lower than or equal to 1×1019 atoms/cm3, still further preferably lower than or equal to 5×1018 atoms/cm3; and the concentration of nitrogen is lower than 5×1019 atoms/cm3, preferably lower than or equal to 5×1018 atoms/cm3, further preferably lower than or equal to 1×1018 atoms/cm3, still further preferably lower than or equal to 5×1017 atoms/cm3.
- In the case where the oxide semiconductor layer includes crystals, high concentration of silicon or carbon might reduce the crystallinity of the oxide semiconductor layer. The crystallinity of the oxide semiconductor layer can be prevented from decreasing when the concentration of silicon is lower than 1×1019 atoms/cm3, preferably lower than 5×1018 atoms/cm3, further preferably lower than 1×1018 atoms/cm3, and the concentration of carbon is lower than 1×1019 atoms/cm3, preferably lower than 5×1018 atoms/cm3, further preferably lower than 1×1018 atoms/cm3.
- A transistor in which a highly purified oxide semiconductor film is used for a channel formation region as described above has an extremely low off-state current, and the off-state current standardized on the channel width of the transistor can be as low as several yoktoamperes per micrometer to several zeptoamperes per micrometer.
- When the density of localized levels in the film of the oxide semiconductor which can be used for the
oxide semiconductor layer 106 is reduced, stable electrical characteristics can be imparted to the transistor including theoxide semiconductor layer 106. Note that to impart stable electrical characteristics to the transistor, the absorption coefficient due to the localized levels in theoxide semiconductor layer 106, which is obtained in measurement by a constant photocurrent method (CPM), is set lower than 1×10−3/cm, preferably lower than 3×10−4/cm. - For the first
source electrode layer 108 a and the firstdrain electrode layer 108 b, a conductive material which is easily bonded to oxygen can be used. For example, Al, Cr, Cu, Ta, Ti, Mo, or W can be used. In particular, W with a high melting point is preferably used, which allows subsequent process temperatures to be relatively high. Note that the conductive material which is easily bonded to oxygen includes, in its category, a material to which oxygen is easily diffused or transferred. - When the conductive material which is easily bonded to oxygen is in contact with the oxide semiconductor layer, a phenomenon occurs in which oxygen of the oxide semiconductor layer is diffused or transferred to the conductive material which is easily bonded to oxygen. Since the fabrication process of the transistor involves some heat treatment steps, the above phenomenon causes generation of oxygen vacancies in a region of the oxide semiconductor layer, which is in contact with the source electrode or the drain electrode, and the region is changed to an n-type. Thus, the n-type region can serve as a source or a drain of the transistor.
- However, in the case of forming a transistor with an extremely short channel length, the n-type region which is formed by the generation of oxygen vacancies sometimes extends in the channel length direction of the transistor. In that case, electrical characteristics of the transistor change; for example, the threshold voltage is shifted or on and off of the transistor cannot be controlled with the gate voltage (i.e., the transistor is on). Accordingly, when a transistor with an extremely short channel length is formed, it is not preferable that the conductive material which is easily bonded to oxygen be used for a source electrode and a drain electrode.
- Thus, in one embodiment of the present invention, the source electrode and the drain electrode have stacked-layer structures, and the second
source electrode layer 110 a and the seconddrain electrode layer 110 b, which determine the channel length, are formed using the conductive material which is not easily bonded to oxygen. As the conductive material which is not easily bonded to oxygen, for example, a conductive nitride such as tantalum nitride or titanium nitride, or ruthenium is preferably used. Note that the conductive material which is not easily bonded to oxygen includes, in its category, a material to which oxygen is not easily diffused or transferred. - Note that in the transistor having the structure illustrated in
FIGS. 1A to 1E , the channel length refers to a distance between the secondsource electrode layer 110 a and the seconddrain electrode layer 110 b. - By the use of the above conductive material which is not easily bonded to oxygen for the second
source electrode layer 110 a and the seconddrain electrode layer 110 b, generation of oxygen vacancies in the channel formation region of theoxide semiconductor layer 106 can be suppressed, so that change of the channel to an n-type can be suppressed. In this manner, even a transistor with an extremely short channel length can have favorable electrical characteristics. - In the case where the source electrode and the drain electrode are formed using only the above conductive material which is not easily bonded to oxygen, the contact resistance with the
oxide semiconductor layer 106 becomes too high; thus, it is preferable that as illustrated inFIG. 1B , the firstsource electrode layer 108 a and the firstdrain electrode layer 108 b be formed over theoxide semiconductor layer 106 and the secondsource electrode layer 110 a and the seconddrain electrode layer 110 b be formed so as to cover the firstsource electrode layer 108 a and the firstdrain electrode layer 108 b. - At this time, it is preferable that the
oxide semiconductor layer 106 have a large contact area with the firstsource electrode layer 108 a or the firstdrain electrode layer 108 b, and theoxide semiconductor layer 106 have a small contact area with the secondsource electrode layer 110 a or the seconddrain electrode layer 110 b. The region of theoxide semiconductor layer 106, which is in contact with the firstsource electrode layer 108 a or the firstdrain electrode layer 108 b, is changed to an n-type region due to generation of oxygen vacancies. Owing to the n-type region, the contact resistance between theoxide semiconductor layer 106 and the firstsource electrode layer 108 a or the firstdrain electrode layer 108 b can be reduced. Accordingly, when theoxide semiconductor layer 106 has a large contact area with the firstsource electrode layer 108 a or the firstdrain electrode layer 108 b, the area of the n-type region can also be large. - Here, the above-mentioned n-type region is described with reference to
FIG. 1E .FIG. 1E is an enlarged view of theregion 105 illustrated inFIG. 1B , and in the region of theoxide semiconductor layer 106, which is in contact with the firstsource electrode layer 108 a, oxygen of theoxide semiconductor layer 106 is extracted to the firstsource electrode layer 108 a side, so that an n-type region 106 a is formed. Note that the n-type region 106 a is a region of theoxide semiconductor layer 106, which includes many oxygen vacancies. Moreover, a component of the firstsource electrode layer 108 a, for example, a tungsten element in the case where a tungsten film is used for the firstsource electrode layer 108 a enters the n-type region 106 a. In addition, although not illustrated, a mixed layer might be formed due to entry of oxygen of theoxide semiconductor layer 106 into a region of the firstsource electrode layer 108 a, which is in contact with theoxide semiconductor layer 106. - Note that although the
region 105 has been described with reference to the enlarged view illustrating theoxide semiconductor layer 106 and the firstsource electrode layer 108 a, the above-described n-type region is also formed on the firstdrain electrode layer 108 b side of theoxide semiconductor layer 106. - Note that the n-
type region 106 a may be used as a source region or a drain region in theoxide semiconductor layer 106. - Further, the conductive material which is not easily bonded to oxygen is used for the second
source electrode layer 110 a and the seconddrain electrode layer 110 b. Thus, when theoxide semiconductor layer 106 is supplied with oxygen of theoxide insulating film 104 from the upper side of theoxide semiconductor layer 106 through thegate insulating film 112, the oxygen is less likely to be diffused or transferred to the secondsource electrode layer 110 a and the seconddrain electrode layer 110 b. Accordingly, oxygen can be favorably supplied to theoxide semiconductor layer 106. - The
gate insulating film 112 can be formed using an insulating film containing one or more of aluminum oxide, magnesium oxide, silicon oxide, silicon oxynitride, silicon nitride oxide, silicon nitride, gallium oxide, germanium oxide, yttrium oxide, zirconium oxide, lanthanum oxide, neodymium oxide, hafnium oxide, and tantalum oxide. Thegate insulating film 112 may be a stack of any of the above materials. - For the
gate electrode layer 114, a conductive film formed using Al, Ti, Cr, Co, Ni, Cu, Y, Zr, Mo, Ru, Ag, Ta, W, or the like can be used. Thegate electrode layer 114 may be a stack of any of the above materials. - It is preferable that a material to which oxygen is not easily diffused or transferred be used for the protective
insulating film 116. Further, a material containing little hydrogen when formed into a film is preferably used for the protectiveinsulating film 116. The hydrogen content of the protectiveinsulating film 116 is preferably lower than 5×1019/cm3, further preferably lower than 5×1018/cm3. When the hydrogen content of the protectiveinsulating film 116 has the above value, an off-state current of the transistor can be low. For example, a silicon nitride film or a silicon nitride oxide film is preferably used as the protectiveinsulating film 116. - Here, distances between the components are described with reference to the cross-sectional view in
FIG. 1D . - The distance (L1) between the first
source electrode layer 108 a and the firstdrain electrode layer 108 b is set to 0.8 μm or longer, preferably 1.0 μm or longer. In the case where L1 is shorter than 0.8 μm, influence of oxygen vacancies generated in the channel formation region cannot be eliminated, which might cause deterioration of the electrical characteristics of the transistor. - Even when the distance (L2) between the second
source electrode layer 110 a and the seconddrain electrode layer 110 b is shorter than L1, for example, 30 nm or shorter, the transistor can have favorable electrical characteristics. - Further, when the width of the
gate electrode layer 114 is referred to as L0, L0≧L1≧L2 (L1 is longer than or equal to L2 and shorter than or equal to L0) is satisfied as illustrated inFIG. 1D so that regions can be formed in which thegate electrode layer 114 overlaps with the source and drain electrode layers (the firstsource electrode layer 108 a, the secondsource electrode layer 110 a, the firstdrain electrode layer 108 b, and the seconddrain electrode layer 110 b) with thegate insulating film 112 provided therebetween. With the use of such a structure, on-state characteristics (e.g., on-state current and field-effect mobility) of a miniaturized transistor can be improved. - When the width of the
oxide semiconductor layer 106 is referred to as L3 and the width of thetransistor 150 is referred to as L4, L3 is preferably shorter than 1 μm and L4 is preferably longer than or equal to 1 μm and shorter than or equal to 2.5 μm. When L3 and L4 have the respective values, the transistor can be miniaturized. - The above is the transistor of one embodiment of the present invention, whose structure can suppress an increase in oxygen vacancies in the oxide semiconductor layer. Specifically, in the transistor, oxygen can be supplied from the oxide insulating film and the gate insulating film which are in contact with the oxide semiconductor layer to the oxide semiconductor layer. It is thus possible to provide a semiconductor device having favorable electrical characteristics and high long-term reliability.
- Note that this embodiment can be combined as appropriate with any of the other embodiments and examples in this specification.
- In this embodiment, a method for fabricating the
transistor 150 described inEmbodiment 1 with reference toFIGS. 1A to 1E will be described with reference toFIGS. 2A to 2D ,FIGS. 3A to 3D , andFIGS. 4A and 4B . - For the
substrate 102, a glass substrate, a ceramic substrate, a quartz substrate, a sapphire substrate, or the like can be used. Alternatively, a single crystal semiconductor substrate or a polycrystalline semiconductor substrate made of silicon, silicon carbide, or the like, a compound semiconductor substrate made of silicon germanium or the like, a silicon-on-insulator (SOT) substrate, or the like may be used. Still alternatively, any of these substrates further provided with a semiconductor element may be used. - The
oxide insulating film 104 can be formed by a plasma chemical vapor deposition (CVD) method, a sputtering method, or the like using an oxide insulating film of aluminum oxide, magnesium oxide, silicon oxide, silicon oxynitride, silicon nitride oxide, gallium oxide, germanium oxide, yttrium oxide, zirconium oxide, lanthanum oxide, neodymium oxide, hafnium oxide, tantalum oxide, or the like or a mixed material of any of these. Further, a stack of any of the above materials may be used, and at least an upper layer of theoxide insulating film 104, which is in contact with theoxide semiconductor layer 106, is formed using a material containing oxygen that might serve as a supply source of oxygen to theoxide semiconductor layer 106. - Oxygen may be added to the
oxide insulating film 104 by an ion implantation method, an ion doping method, a plasma immersion ion implantation method, or the like. By addition of oxygen, theoxide insulating film 104 can further contain excess oxygen. - Then, an oxide semiconductor film is formed over the
oxide insulating film 104 by a sputtering method, a CVD method, a molecular beam epitaxy (MBE) method, an atomic layer deposition (ALD) method, or a pulse laser deposition (PLD) method and selectively etched, so that theoxide semiconductor layer 106 is formed (seeFIG. 2A ). Note that heating may be performed before etching. - An oxide semiconductor that can be used for the
oxide semiconductor layer 106 preferably contains at least indium (In) or zinc (Zn). Alternatively, the oxide semiconductor preferably contains both In and Zn. In order to reduce fluctuations in electrical characteristics of the transistors including the oxide semiconductor, the oxide semiconductor preferably contains a stabilizer in addition to In and Zn. - As a stabilizer, gallium (Ga), tin (Sn), hafnium (Hf), aluminum (Al), zirconium (Zr), and the like can be given. As another stabilizer, lanthanoid such as lanthanum (La), cerium (Ce), praseodymium (Pr), neodymium (Nd), samarium (Sm), europium (Eu), gadolinium (Gd), terbium (Tb), dysprosium (Dy), holmium (Ho), erbium (Er), thulium (Tm), ytterbium (Yb), and lutetium (Lu) can be given.
- As the oxide semiconductor, for example, any of the following can be used: indium oxide, tin oxide, zinc oxide, an In—Zn oxide, a Sn—Zn oxide, an Al—Zn oxide, a Zn—Mg oxide, a Sn—Mg oxide, an In—Mg oxide, an In—Ga oxide, an In—Ga—Zn oxide, an In—Al—Zn oxide, an In—Sn—Zn oxide, a Sn—Ga—Zn oxide, an Al—Ga—Zn oxide, a Sn—Al—Zn oxide, an In—Hf—Zn oxide, an In—La—Zn oxide, an In—Ce—Zn oxide, an In—Pr—Zn oxide, an In—Nd—Zn oxide, an In—Sm—Zn oxide, an In—Eu—Zn oxide, an In—Gd—Zn oxide, an In—Tb—Zn oxide, an In—Dy—Zn oxide, an In—Ho—Zn oxide, an In—Er—Zn oxide, an In—Tm—Zn oxide, an In—Yb—Zn oxide, an In—Lu—Zn oxide, an In—Sn—Ga—Zn oxide, an In—Hf—Ga—Zn oxide, an In—Al—Ga—Zn oxide, an In—Sn—Al—Zn oxide, an In—Sn—Hf—Zn oxide, or an In—Hf—Al—Zn oxide.
- Note that an In—Ga—Zn oxide refers to, for example, an oxide containing In, Ga, and Zn as its main components and there is no particular limitation on the ratio of In to Ga and Zn. The In—Ga—Zn oxide may contain a metal element other than In, Ga, and Zn. Further, in this specification, a film formed using an In—Ga—Zn oxide is also referred to as an IGZO film.
- Alternatively, a material represented by InMO3(ZnO)m (m>0, where m is not an integer) may be used. Note that M represents one or more metal elements selected from Ga, Fe, Mn, and Co. Further alternatively, a material represented by In2SnO5(ZnO)n (n>0, where n is an integer) may be used.
- Note that the oxide semiconductor film is preferably formed by a sputtering method. As a sputtering method, an RF sputtering method, a DC sputtering method, an AC sputtering method, or the like can be used. In particular, a DC sputtering method is preferably used because dust generated in the deposition can be reduced and the film thickness can be uniform.
- An oxide semiconductor film is classified roughly into a single-crystal oxide semiconductor film and a non-single-crystal oxide semiconductor film. The non-single-crystal oxide semiconductor film includes any of a c-axis aligned crystalline oxide semiconductor (CAAC-OS) film, a polycrystalline oxide semiconductor film, a microcrystalline oxide semiconductor film, an amorphous oxide semiconductor film, and the like.
- First, a CAAC-OS film is described.
- The CAAC-OS film is one of oxide semiconductor films having a plurality of c-axis aligned crystal parts.
- In a transmission electron microscope (TEM) image of the CAAC-OS film, a boundary between crystal parts, that is, a grain boundary is not clearly observed. Thus, in the CAAC-OS film, a reduction in electron mobility due to the grain boundary is less likely to occur.
- According to the TEM image of the CAAC-OS film observed in a direction substantially parallel to a sample surface (cross-sectional TEM image), metal atoms are arranged in a layered manner in the crystal parts. Each metal atom layer has a morphology reflecting unevenness of a surface over which the CAAC-OS film is formed (hereinafter, a surface over which the CAAC-OS film is formed is referred to as a formation surface) or a top surface of the CAAC-OS film, and is arranged in parallel to the formation surface or the top surface of the CAAC-OS film.
- In this specification and the like, a term “parallel” indicates that the angle formed between two straight lines is greater than or equal to −10° and less than or equal to 10°, and accordingly also includes the case where the angle is greater than or equal to −5° and less than or equal to 5°. In addition, a term “perpendicular” indicates that the angle formed between two straight lines is greater than or equal to 80° and less than or equal to 100°, and accordingly includes the case where the angle is greater than or equal to 85° and less than or equal to 95°.
- On the other hand, according to the TEM image of the CAAC-OS film observed in a direction substantially perpendicular to the sample surface (plan TEM image), metal atoms are arranged in a triangular or hexagonal configuration in the crystal parts. However, there is no regularity of arrangement of metal atoms between different crystal parts.
- From the results of the cross-sectional TEM image and the plan TEM image, alignment is found in the crystal parts in the CAAC-OS film.
- Most of the crystal parts included in the CAAC-OS film each fit inside a cube whose one side is less than 100 nm Thus, there is a case where a crystal part included in the CAAC-OS film fits inside a cube whose one side is less than 10 nm, less than 5 nm, or less than 3 nm Note that when a plurality of crystal parts included in the CAAC-OS film are connected to each other, one large crystal region is formed in some cases. For example, a crystal region with an area of 2500 nm2 or more, 5 μm2 or more, or 1000 μm2 or more is observed in some cases in the plan TEM image.
- A CAAC-OS film is subjected to structural analysis with an X-ray diffraction (XRD) apparatus. For example, when the CAAC-OS film including an InGaZnO4 crystal is analyzed by an out-of-plane method, a peak appears frequently when the diffraction angle (2θ) is around 31°. This peak is derived from the (009) plane of the InGaZnO4 crystal, which indicates that crystals in the CAAC-OS film have c-axis alignment, and that the c-axes are aligned in a direction substantially perpendicular to the formation surface or the top surface of the CAAC-OS film.
- On the other hand, when the CAAC-OS film is analyzed by an in-plane method in which an X-ray enters a sample in a direction substantially perpendicular to the c-axis, a peak appears frequently when 2θ is around 56°. This peak is derived from the (110) plane of the InGaZnO4 crystal. Here, analysis (φ scan) is performed under conditions where the sample is rotated around a normal vector of a sample surface as an axis (0 axis) with 2θ fixed at around 56°. In the case where the sample is a single-crystal oxide semiconductor film of InGaZnO4, six peaks appear. The six peaks are derived from crystal planes equivalent to the (110) plane. On the other hand, in the case of a CAAC-OS film, a peak is not clearly observed even when φ scan is performed with 2θ fixed at around 56°.
- According to the above results, in the CAAC-OS film having c-axis alignment, while the directions of a-axes and b-axes are different between crystal parts, the c-axes are aligned in a direction parallel to a normal vector of a formation surface or a normal vector of a top surface. Thus, each metal atom layer arranged in a layered manner and observed in the cross-sectional TEM image corresponds to a plane parallel to the a-b plane of the crystal.
- Note that the crystal part is formed concurrently with deposition of the CAAC-OS film or is formed through crystallization treatment such as heat treatment. As described above, the c-axis of the crystal is aligned in a direction parallel to a normal vector of a formation surface or a normal vector of a top surface of the CAAC-OS film. Thus, for example, in the case where a shape of the CAAC-OS film is changed by etching or the like, the c-axis might not be necessarily parallel to a normal vector of a formation surface or a normal vector of a top surface of the CAAC-OS film.
- Further, distribution of c-axis aligned crystal parts in the CAAC-OS film is not necessarily uniform. For example, in the case where crystal growth leading to the crystal parts of the CAAC-OS film occurs from the vicinity of the top surface of the film, the proportion of the c-axis aligned crystal parts in the vicinity of the top surface is higher than that in the vicinity of the formation surface in some cases. Further, when an impurity is added to the CAAC-OS film, a region to which the impurity is added is altered, and the proportion of the c-axis aligned crystal parts in the CAAC-OS film varies depending on regions, in some cases.
- Note that when the CAAC-OS film with an InGaZnO4 crystal is analyzed by an out-of-plane method, a peak of 2θ may also be observed at around 36°, in addition to the peak of 2θ at around 31°. The peak of 2θ at around 36° indicates that a crystal having no c-axis alignment is included in part of the CAAC-OS film. It is preferable that in the CAAC-OS film, a peak of 2θ appears at around 31° and a peak of 2θ do not appear at around 36°.
- The CAAC-OS film is an oxide semiconductor film having a low concentration of impurities. The impurity is an element other than the main components of the oxide semiconductor film, such as hydrogen, carbon, silicon, or a transition metal element. In particular, an element that has higher bonding strength to oxygen than a metal element included in the oxide semiconductor film, such as silicon, disturbs the atomic arrangement of the oxide semiconductor film by depriving the oxide semiconductor film of oxygen and causes a decrease in crystallinity. Further, a heavy metal such as iron or nickel, argon, carbon dioxide, or the like has a large atomic radius (molecular radius), and thus disturbs the atomic arrangement of the oxide semiconductor film and causes a decrease in crystallinity when it is contained in the oxide semiconductor film. Note that the impurity contained in the oxide semiconductor film might serve as a carrier trap or a carrier generation source.
- The CAAC-OS film is an oxide semiconductor film having a low density of defect levels. In some cases, the oxygen vacancies in the oxide semiconductor film serve as carrier traps or serve as carrier generation sources when hydrogen is captured therein.
- The state in which the concentration of impurities is low and density of defect levels is low (the number of oxygen vacancies is small) is referred to as a “highly purified intrinsic” or “substantially highly purified intrinsic” state. A highly purified intrinsic or substantially highly purified intrinsic oxide semiconductor film has few carrier generation sources, and thus can have a lower carrier density. Thus, a transistor including the oxide semiconductor film rarely has electrical characteristics with negative threshold voltage (such electrical characteristics are also referred to as normally on). The highly purified intrinsic or substantially highly purified intrinsic oxide semiconductor film has few carrier traps. Accordingly, the transistor including the oxide semiconductor film has small change in electrical characteristics and high reliability. Electric charge trapped by the carrier traps in the oxide semiconductor film takes a long time to be released, and might behave like fixed electric charge. Thus, the transistor including the oxide semiconductor film having a high concentration of impurities and a high density of defect levels has unstable electrical characteristics in some cases.
- In a transistor including the CAAC-OS film, change in the electrical characteristics of the transistor due to irradiation with visible light or ultraviolet light is small.
- Next, a microcrystalline oxide semiconductor film is described.
- In a TEM image of the microcrystalline oxide semiconductor film, crystal parts sometimes cannot be found clearly. In most cases, the size of a crystal part in the microcrystalline oxide semiconductor film is greater than or equal to 1 nm and less than or equal to 100 nm, or greater than or equal to 1 nm and less than or equal to 10 nm A microcrystal with a size greater than or equal to 1 nm and less than or equal to 10 nm, or a size greater than or equal to 1 nm and less than or equal to 3 nm is specifically referred to as nanocrystal (nc). An oxide semiconductor film including nanocrystal is referred to as an nc-OS (nanocrystalline oxide semiconductor) film. In an image of the nc-OS film obtained with a TEM, for example, a boundary between crystal parts is not clearly detected in some cases.
- In the nc-OS film, a microscopic region (e.g., a region with a size greater than or equal to 1 nm and less than or equal to 10 nm, in particular, a region with a size greater than or equal to 1 nm and less than or equal to 3 nm) has a periodic atomic order. Further, there is no regularity of crystal orientation between different crystal parts in the nc-OS film; thus, the orientation of the whole film is not observed. Accordingly, in some cases, the nc-OS film cannot be distinguished from an amorphous oxide semiconductor film depending on an analysis method. For example, when the nc-OS film is subjected to structural analysis by an out-of-plane method with an XRD apparatus using an X-ray having a diameter larger than that of a crystal part, a peak which shows a crystal plane does not appear. Further, a halo pattern is shown in a selected-area electron diffraction pattern of the nc-OS film obtained by using an electron beam having a probe diameter (e.g., larger than or equal to 50 nm) larger than a diameter of a crystal part. Meanwhile, spots are shown in a nanobeam electron diffraction pattern of the nc-OS film obtained by using an electron beam having a probe diameter (e.g., larger than or equal to 1 nm and smaller than or equal to 30 nm) close to, or smaller than or equal to a diameter of a crystal part. Further, in a nanobeam electron diffraction pattern of the nc-OS film, regions with high luminance in a circular (ring) pattern are shown in some cases. Also in a nanobeam electron diffraction pattern of the nc-OS film, a plurality of spots are shown in a ring-like region in some cases.
- Since the nc-OS film is an oxide semiconductor film having more regularity than the amorphous oxide semiconductor film, the nc-OS film has a lower density of defect levels than the amorphous oxide semiconductor film. However, there is no regularity of crystal orientation between different crystal parts in the nc-OS film; hence, the nc-OS film has a higher density of defect levels than the CAAC-OS film.
- Note that an oxide semiconductor film may be a stacked film including two or more films of an amorphous oxide semiconductor film, a microcrystalline oxide semiconductor film, and a CAAC-OS film, for example.
- A CAAC-OS film can be deposited by a sputtering method using a polycrystalline oxide semiconductor sputtering target, for example. When ions collide with the sputtering target, a crystal region included in the sputtering target might be separated from the target along an a-b plane; in other words, a sputtered particle having a plane parallel to an a-b plane (flat-plate-like sputtered particle or pellet-like sputtered particle) might flake off from the sputtering target. In that case, the flat-plate-like sputtered particle reaches a substrate while maintaining its crystal state, whereby the CAAC-OS film can be deposited.
- For the deposition of the CAAC-OS film, the following conditions are preferably employed.
- By reducing the amount of impurities entering the CAAC-OS film during the deposition, the crystal state can be prevented from being broken by the impurities. For example, impurities (e.g., hydrogen, water, carbon dioxide, or nitrogen) which exist in the deposition chamber may be reduced. Furthermore, impurities in a deposition gas may be reduced. Specifically, a deposition gas whose dew point is lower than or equal to −80° C., preferably lower than or equal to −100° C. is used.
- By increasing the substrate heating temperature during the deposition, migration of a sputtered particle occurs after the sputtered particle reaches the substrate. Specifically, the substrate heating temperature during the deposition is higher than or equal to 100° C. and lower than or equal to 740° C., preferably higher than or equal to 200° C. and lower than or equal to 500° C. By increasing the substrate heating temperature during the deposition, when the flat-plate-like sputtered particle reaches the substrate, migration occurs over the substrate, so that a flat plane of the sputtered particle is attached to the substrate.
- Furthermore, it is preferable that the proportion of oxygen in the deposition gas be increased and the power be optimized in order to reduce plasma damage at the deposition. The proportion of oxygen in the deposition gas is higher than or equal to 30 vol %, preferably 100 vol %.
- As an example of the sputtering target, an In—Ga—Zn—O compound target is described below.
- The In—Ga—Zn—O compound target, which is polycrystalline, is made by mixing InOx powder, GaOγ powder, and ZnOz powder in a predetermined molar ratio, applying pressure, and performing heat treatment at a temperature higher than or equal to 1000° C. and lower than or equal to 1500° C. Note that X, Y, and Z are each a given positive number. The kinds of powder and the molar ratio for mixing powder may be determined as appropriate depending on the desired sputtering target.
- Next, first heat treatment is preferably performed. The first heat treatment may be performed at a temperature higher than or equal to 250° C. and lower than or equal to 650° C., preferably higher than or equal to 300° C. and lower than or equal to 500° C., in an inert gas atmosphere, an atmosphere containing an oxidizing gas at 10 ppm or more, or a reduced pressure state. Alternatively, the first heat treatment may be performed in such a manner that heat treatment is performed in an inert gas atmosphere, and then another heat treatment is performed in an atmosphere containing an oxidizing gas at 10 ppm or more in order to compensate desorbed oxygen. By the first heat treatment, the crystallinity of the
oxide semiconductor layer 106 can be improved, and in addition, impurities such as hydrogen and water can be removed from theoxide insulating film 104 and theoxide semiconductor layer 106. Note that the step of the first heat treatment may be performed before etching for formation of theoxide semiconductor layer 106. - Then, a first
conductive film 108 to be the firstsource electrode layer 108 a and the firstdrain electrode layer 108 b is formed over the oxide semiconductor layer 106 (seeFIG. 2B ). For the firstconductive film 108, Al, Cr, Cu, Ta, Ti, Mo, W, or an alloy material containing any of these as a main component can be used. For example, a 100-nm-thick tungsten film is formed by a sputtering method or the like. - Next, resist
masks FIG. 2C ). - After that, the first
conductive film 108 is etched so as to be divided over theoxide semiconductor layer 106 with the use of the resistmasks source electrode layer 108 a and the firstdrain electrode layer 108 b are formed; then, the resistmasks FIG. 2D ). - At this time, the first
conductive film 108 is over-etched, so that theoxide semiconductor layer 106 is partly etched as illustrated inFIG. 2D . However, when the etching selectivity of the firstconductive film 108 to theoxide semiconductor layer 106 is high, theoxide semiconductor layer 106 is hardly etched. - In addition, by over-etching the first
conductive film 108, part of theoxide insulating film 104, more specifically, theoxide insulating film 104 in an exterior region of the firstsource electrode layer 108 a and the firstdrain electrode layer 108 b is etched as illustrated inFIG. 2D . - Then, a second
conductive film 110 to be the secondsource electrode layer 110 a and the seconddrain electrode layer 110 b is formed over theoxide semiconductor layer 106, the firstsource electrode layer 108 a, and the firstdrain electrode layer 108 b (seeFIG. 3A ). For the secondconductive film 110, a conductive nitride such as tantalum nitride or titanium nitride, ruthenium, or an alloy material containing any of these as a main component can be used. For example, a 20-nm-thick tantalum nitride film is formed by a sputtering method or the like. - Next, the second
conductive film 110 is etched so as to be divided over theoxide semiconductor layer 106, so that the secondsource electrode layer 110 a and the seconddrain electrode layer 110 b are formed (seeFIG. 3B ). At this time, as illustrated inFIG. 3B , part of theoxide semiconductor layer 106 may be etched. Although not illustrated, at the time of etching for formation of the secondsource electrode layer 110 a and the seconddrain electrode layer 110 b, part of theoxide insulating film 104, more specifically, theoxide insulating film 104 in an exterior region of the secondsource electrode layer 110 a and the seconddrain electrode layer 110 b may be etched. - Note that in the case of forming a transistor whose channel length (a distance between the second
source electrode layer 110 a and the seconddrain electrode layer 110 b) is extremely short, the secondsource electrode layer 110 a and the seconddrain electrode layer 110 b can be formed in such a manner that the secondconductive film 110 is etched first so as to cover the firstsource electrode layer 108 a and the firstdrain electrode layer 108 b, and then etched using resist masks that are processed by a method suitable for fine line processing, such as electron beam exposure. Note that by the use of a positive type resist for the resist masks, the exposed region can be minimized and throughput can be thus improved. In the above manner, a transistor having a channel length of 30 nm or less can be formed. - Next, second heat treatment is preferably performed. The second heat treatment can be performed under a condition similar to that of the first heat treatment. By the second heat treatment, impurities such as hydrogen and water can be further removed from the
oxide semiconductor layer 106. - Next, the
gate insulating film 112 is formed over theoxide insulating film 104, theoxide semiconductor layer 106, the secondsource electrode layer 110 a, and the seconddrain electrode layer 110 b (seeFIG. 3C ). Thegate insulating film 112 can be formed using aluminum oxide, magnesium oxide, silicon oxide, silicon oxynitride, silicon nitride oxide, silicon nitride, gallium oxide, germanium oxide, yttrium oxide, zirconium oxide, lanthanum oxide, neodymium oxide, hafnium oxide, tantalum oxide, or the like. Thegate insulating film 112 may be a stack of any of the above materials. Thegate insulating film 112 can be formed by a sputtering method, a CVD method, an MBE method, an ALD method, a PLD method, or the like. - It is preferable that the
gate insulating film 112 be successively subjected to heat treatment after being formed. For example, thegate insulating film 112 is formed with a PE-CVD apparatus and is successively subjected to heat treatment in a vacuum. The heat treatment can remove hydrogen, moisture, and the like from thegate insulating film 112. By the heat treatment, thegate insulating film 112 can be dehydrated or dehydrogenated to be dense. - After that, a third
conductive film 113 to be thegate electrode layer 114 is formed over thegate insulating film 112; then, a resistmask 192 is formed in a desired region (seeFIG. 3D ). For the thirdconductive film 113, Al, Ti, Cr, Co, Ni, Cu, Y, Zr, Mo, Ru, Ag, Ta, W, or an alloy material containing any of these as a main component can be used. The thirdconductive film 113 can be formed by a sputtering method or the like. - Then, the third
conductive film 113 is etched, so that thegate electrode layer 114 is formed; then, the resistmask 192 is removed (seeFIG. 4A ). - Next, the protective
insulating film 116 is formed over thegate insulating film 112 and the gate electrode layer 114 (seeFIG. 4B ). It is preferable that a material to which oxygen is not easily diffused or transferred be used for the protectiveinsulating film 116. Further, a material containing little hydrogen when formed into a film is preferably used for the protectiveinsulating film 116. The hydrogen content of the protectiveinsulating film 116 is preferably lower than 5×1019/cm3, further preferably lower than 5×1018/cm3. When the hydrogen content of the protectiveinsulating film 116 has the above value, an off-state current of the transistor can be low. - For example, a silicon nitride film or a silicon nitride oxide film is preferably used as the protective
insulating film 116. The protectiveinsulating film 116 can be formed by a sputtering method, a CVD method, an MBE method, an ALD method, or a PLD method. In particular, for the protectiveinsulating film 116, a silicon nitride film is preferably formed by a sputtering method, in which case the content of water or hydrogen is low. - Next, third heat treatment is preferably performed. The third heat treatment can be performed under a condition similar to that of the first heat treatment. By the third heat treatment, oxygen is easily released from the
oxide insulating film 104 and thegate insulating film 112, so that oxygen vacancies in theoxide semiconductor layer 106 can be reduced. - Through the above process, the
transistor 150 illustrated inFIGS. 1A to 1E can be fabricated. - Note that this embodiment can be combined as appropriate with any of the other embodiments and examples in this specification.
- In this embodiment, a transistor having a structure different from that of the transistor described in
Embodiment 1 will be described with reference toFIGS. 5A to 5C andFIGS. 6A to 6D . -
FIGS. 5A, 5B, and 5C are a top view and cross-sectional views which illustrate a transistor of one embodiment of the present invention.FIG. 5A is the top view of the transistor, and a cross section taken along a dashed-dotted line X2-Y2 inFIG. 5A is illustrated inFIG. 5B . A cross section taken along a dashed-dotted line V2-W2 inFIG. 5A is illustrated inFIG. 5C . Note that for simplification of the drawing, some components in the top view inFIG. 5A are illustrated in a see-through manner or not illustrated. Note that the same portions as or portions having functions similar to those of the transistor described inEmbodiment 1 are denoted by the same reference numerals, and repeated description thereof is omitted. - A
transistor 152 illustrated inFIGS. 5A, 5B, and 5C includes theoxide insulating film 104 formed over thesubstrate 102; theoxide semiconductor layer 106 formed over theoxide insulating film 104; a firstsource electrode layer 168 a and a firstdrain electrode layer 168 b formed over theoxide semiconductor layer 106; the secondsource electrode layer 110 a and the seconddrain electrode layer 110 b formed over the firstsource electrode layer 168 a and the firstdrain electrode layer 168 b, respectively; thegate insulating film 112 formed over theoxide insulating film 104, theoxide semiconductor layer 106, the secondsource electrode layer 110 a, and the seconddrain electrode layer 110 b; thegate electrode layer 114 formed over thegate insulating film 112 and in a position overlapping with theoxide semiconductor layer 106; and the protectiveinsulating film 116 formed over thegate insulating film 112 and thegate electrode layer 114. Note that another insulating layer, another wiring, or the like may be formed over the protectiveinsulating film 116. - The
transistor 152 described in this embodiment is different from thetransistor 150 described inEmbodiment 1 in the shapes of the firstsource electrode layer 168 a and the firstdrain electrode layer 168 b. Note that the secondsource electrode layer 110 a, the seconddrain electrode layer 110 b, thegate insulating film 112, thegate electrode layer 114, and the protectiveinsulating film 116 which are formed over the firstsource electrode layer 168 a and the firstdrain electrode layer 168 b have shapes corresponding to the shapes of the firstsource electrode layer 168 a and the firstdrain electrode layer 168 b. - With the staircase-like shapes of the first
source electrode layer 168 a and the firstdrain electrode layer 168 b as illustrated inFIG. 5B , the secondsource electrode layer 110 a, the seconddrain electrode layer 110 b, and thegate insulating film 112 can have favorable coverage. When thegate insulating film 112 has favorable coverage, oxygen released from theoxide insulating film 104 is likely to be diffused to an upper region of theoxide semiconductor layer 106, which serves as a channel, through thegate insulating film 112. - Here, a fabrication method of the
transistor 152 will be described with reference toFIGS. 6A to 6D . - In the fabrication method of the
transistor 152, steps beforeFIG. 6A are performed in a manner similar to those up toFIG. 2C in the fabrication method of the transistor 150 (seeFIG. 6A ). Note that the cross-sectional structure illustrated inFIG. 6A is the same as that illustrated inFIG. 2C . - Next, the first
conductive film 108 is etched using the resistmasks source electrode layer 108 a and the firstdrain electrode layer 108 b (seeFIG. 6B ). - Next, resist
masks masks FIG. 6C ). - Next, the first
source electrode layer 108 a and the firstdrain electrode layer 108 b are etched using the resistmasks masks source electrode layer 168 a and the firstdrain electrode layer 168 b are formed (seeFIG. 6D ). - By alternately performing plural times a step of making the resist masks recede or reducing them by ashing and an etching step, the end portions of the first
source electrode layer 168 a and the firstdrain electrode layer 168 b can have staircase-like shapes. - Note that the subsequent steps are performed in manners similar to those of the corresponding steps in the fabrication process of the
transistor 150 described in the above embodiment, whereby thetransistor 152 described in this embodiment can be fabricated. - The above is the transistor of one embodiment of the present invention, whose structure can suppress an increase in oxygen vacancies in the oxide semiconductor layer. Specifically, in the transistor, oxygen can be supplied from the oxide insulating film and the gate insulating film which are in contact with the oxide semiconductor layer to the oxide semiconductor layer. It is thus possible to provide a semiconductor device having favorable electrical characteristics and high long-term reliability.
- Note that this embodiment can be combined as appropriate with any of the other embodiments and examples in this specification.
- In this embodiment, a transistor having a structure different from that of the transistor described in
Embodiment 1 will be described with reference toFIGS. 7A to 7D andFIGS. 8A and 8B . -
FIGS. 7A, 7B, 7C, and 7D are a top view and cross-sectional views which illustrate a transistor of one embodiment of the present invention.FIG. 7A is the top view of the transistor, and a cross section taken along a dashed-dotted line X3-Y3 inFIG. 7A is illustrated inFIG. 7B . A cross section taken along a dashed-dotted line V3-W3 inFIG. 7A is illustrated inFIG. 7C .FIG. 7D illustrates widths of components of the transistor which are illustrated inFIG. 7B . Note that for simplification of the drawing, some components in the top view inFIG. 7A are illustrated in a see-through manner or not illustrated. Note that the same portions as or portions having functions similar to those of the transistor described inEmbodiment 1 are denoted by the same reference numerals, and repeated description thereof is omitted. - A
transistor 154 illustrated inFIGS. 7A, 7B, 7C, and 7D includes theoxide insulating film 104 formed over thesubstrate 102; theoxide semiconductor layer 106 formed over theoxide insulating film 104; the firstsource electrode layer 108 a and the firstdrain electrode layer 108 b formed over theoxide semiconductor layer 106; the secondsource electrode layer 110 a and the seconddrain electrode layer 110 b formed over the firstsource electrode layer 108 a and the firstdrain electrode layer 108 b, respectively; thegate insulating film 112 formed over theoxide insulating film 104, theoxide semiconductor layer 106, the secondsource electrode layer 110 a, and the seconddrain electrode layer 110 b; agate electrode layer 174 formed over thegate insulating film 112 and in a position overlapping with theoxide semiconductor layer 106; and the protectiveinsulating film 116 formed over thegate insulating film 112 and thegate electrode layer 174. Note that another insulating layer, another wiring, or the like may be formed over the protectiveinsulating film 116. - The
transistor 154 described in this embodiment is different from thetransistor 150 described inEmbodiment 1 in the shape of thegate electrode layer 174. In thetransistor 150, thegate electrode layer 114 is provided in a position overlapping with the firstsource electrode layer 108 a, the firstdrain electrode layer 108 b, the secondsource electrode layer 110 a, and the seconddrain electrode layer 110 b; however, in thetransistor 154 described in this embodiment, thegate electrode layer 174 is provided in a position overlapping with the secondsource electrode layer 110 a and the seconddrain electrode layer 110 b. In other words, thegate electrode layer 174 is not provided in a position overlapping with the firstsource electrode layer 108 a and the firstdrain electrode layer 108 b. - Here, distances between the components are described with reference to the cross-sectional view in
FIG. 7D . - The distance (L1) between the first
source electrode layer 108 a and the firstdrain electrode layer 108 b is set to 0.8 μm or longer, preferably 1.0 μm or longer. In the case where L1 is shorter than 0.8 μm, influence of oxygen vacancies generated in the channel formation region cannot be eliminated, which might cause deterioration of the electrical characteristics of the transistor. - Even when the distance (L2) between the second
source electrode layer 110 a and the seconddrain electrode layer 110 b is shorter than L1, for example, 30 nm or shorter, the transistor can have favorable electrical characteristics. - When the width of the
gate electrode layer 174 is referred to as L0, L1 L0 L2 (L0 is longer than or equal to L2 and shorter than or equal to L1) is satisfied so that parasitic capacitance which is caused between the gate and the drain and between the gate and the source can be made small as much as possible. Accordingly, the frequency characteristics of the transistor can be improved. For example, L0 can be set to 40 nm. Note that in order to obtain favorable electrical characteristics of the transistor, it is preferable that a difference between L0 and L2 be greater than or equal to 2 nm and less than or equal to 20 nm and a difference between L1 and L2 is greater than or equal to 20 nm and less than or equal to 1 μm. - Note that in a transistor that does not require high frequency characteristics, L0 L1 L2 (L1 is longer than or equal to L2 and shorter than or equal to L0) may be satisfied as illustrated in
FIG. 1B . With such a structure, the degree of difficulty in formation steps of the gate electrode can be lowered. - When the width of the
oxide semiconductor layer 106 is referred to as L3 and the width of thetransistor 154 is referred to as L4, L3 is preferably shorter than 1 μm and L4 is preferably longer than or equal to 1 μm and shorter than or equal to 2.5 μm. When L3 and L4 have the respective values, the transistor can be miniaturized. - Here, a fabrication method of the
transistor 154 will be described with reference toFIGS. 8A and 8B . - In the fabrication method of the
transistor 154, steps beforeFIG. 8A are performed in a manner similar to those up toFIG. 3D in the fabrication method of the transistor 150 (seeFIG. 8A ). Note that the cross section illustrated inFIG. 8A is different from the cross section illustrated inFIG. 3D in the shape of a resistmask 196. - Note that as the resist
mask 196, a mask having a finer pattern which is formed by performing a slimming process on a mask formed by a photolithography method or the like is preferably used. As the slimming process, an ashing process in which oxygen in a radical state (an oxygen radical) is used can be employed, for example. As a result of the slimming process, the line width of the mask formed by a photolithography method or the like can be reduced to a length shorter than or equal to the resolution limit of a light exposure apparatus, preferably less than or equal to half of the resolution limit of a light exposure apparatus, further preferably less than or equal to one third of the resolution limit of the light exposure apparatus. For example, the line width can be greater than or equal to 20 nm and less than or equal to 2000 nm, preferably greater than or equal to 50 nm and less than or equal to 350 nm. - Then, the third
conductive film 113 is etched using a resistmask 196, so that thegate electrode layer 174 is formed; then, the resistmask 196 is removed (seeFIG. 8B ). - Note that the subsequent steps are performed in manners similar to those of the corresponding steps in the fabrication process of the
transistor 150 described in the above embodiment, whereby thetransistor 154 described in this embodiment can be fabricated. - The above is the transistor of one embodiment of the present invention, whose structure can suppress an increase in oxygen vacancies in the oxide semiconductor layer. Specifically, in the transistor, oxygen can be supplied from the oxide insulating film and the gate insulating film which are in contact with the oxide semiconductor layer to the oxide semiconductor layer. It is thus possible to provide a semiconductor device having favorable electrical characteristics and high long-term reliability.
- Note that this embodiment can be combined as appropriate with any of the other embodiments and examples in this specification.
- In this embodiment, a transistor having a structure different from that of the transistor described in
Embodiment 1 will be described with reference toFIGS. 9A to 9C andFIGS. 10A to 10C . - First, a
transistor 156 illustrated inFIGS. 9A to 9C is described. -
FIGS. 9A, 9B, and 9C are a top view and cross-sectional views which illustrate a transistor of one embodiment of the present invention.FIG. 9A is the top view of the transistor, and a cross section taken along a dashed-dotted line X4-Y4 inFIG. 9A is illustrated inFIG. 9B . A cross section taken along a dashed-dotted line V4-W4 inFIG. 9A is illustrated inFIG. 9C . Note that for simplification of the drawing, some components in the top view inFIG. 9A are illustrated in a see-through manner or not illustrated. Note that the same portions as or portions having functions similar to those of the transistor described inEmbodiment 1 are denoted by the same reference numerals, and repeated description thereof is omitted. - The
transistor 156 illustrated inFIGS. 9A, 9B, and 9C includes theoxide insulating film 104 formed over thesubstrate 102; theoxide semiconductor layer 106 formed over theoxide insulating film 104; the firstsource electrode layer 168 a and the firstdrain electrode layer 168 b formed over theoxide semiconductor layer 106; the secondsource electrode layer 110 a and the seconddrain electrode layer 110 b formed over the firstsource electrode layer 168 a and the firstdrain electrode layer 168 b, respectively; thegate insulating film 112 formed over theoxide insulating film 104, theoxide semiconductor layer 106, the secondsource electrode layer 110 a, and the seconddrain electrode layer 110 b; thegate electrode layer 174 formed over thegate insulating film 112 and in a position overlapping with theoxide semiconductor layer 106; and the protectiveinsulating film 116 formed over thegate insulating film 112 and thegate electrode layer 174. Note that another insulating layer, another wiring, or the like may be formed over the protectiveinsulating film 116. - The
transistor 156 described in this embodiment is different from thetransistor 150 described inEmbodiment 1 in the shapes of the firstsource electrode layer 168 a, the firstdrain electrode layer 168 b, and thegate electrode layer 174. Note that the secondsource electrode layer 110 a, the seconddrain electrode layer 110 b, thegate insulating film 112, thegate electrode layer 174, and the protectiveinsulating film 116 which are formed over the firstsource electrode layer 168 a and the firstdrain electrode layer 168 b have shapes corresponding to the shapes of the firstsource electrode layer 168 a and the firstdrain electrode layer 168 b. - In the
transistor 150, thegate electrode layer 114 is provided in a position overlapping with the firstsource electrode layer 108 a, the firstdrain electrode layer 108 b, the secondsource electrode layer 110 a, and the seconddrain electrode layer 110 b; however, in thetransistor 156 described in this embodiment, thegate electrode layer 174 is provided in a position overlapping with the secondsource electrode layer 110 a and the seconddrain electrode layer 110 b. In other words, thegate electrode layer 174 is not provided in a position overlapping with the firstsource electrode layer 168 a and the firstdrain electrode layer 168 b. - The
transistor 156 described in this embodiment can be fabricated by referring to the fabrication methods of thetransistors - Next, a
transistor 158 illustrated inFIGS. 10A to 10C is described. - The
transistor 158 illustrated inFIGS. 10A, 10B, and 10C includes theoxide insulating film 104 formed over thesubstrate 102; theoxide semiconductor layer 106 formed over theoxide insulating film 104; a firstsource electrode layer 178 a and a firstdrain electrode layer 178 b formed over theoxide semiconductor layer 106; a secondsource electrode layer 180 a and a seconddrain electrode layer 180 b formed over the firstsource electrode layer 178 a and the firstdrain electrode layer 178 b, respectively; thegate insulating film 112 formed over theoxide insulating film 104, theoxide semiconductor layer 106, the secondsource electrode layer 180 a, and the seconddrain electrode layer 180 b; thegate electrode layer 174 formed over thegate insulating film 112 and in a position overlapping with theoxide semiconductor layer 106; and the protectiveinsulating film 116 formed over thegate insulating film 112 and thegate electrode layer 174. Note that another insulating layer, another wiring, or the like may be formed over the protectiveinsulating film 116. - The
transistor 158 described in this embodiment is different from thetransistor 150 described inEmbodiment 1 in the shapes of the firstsource electrode layer 178 a, the firstdrain electrode layer 178 b, the secondsource electrode layer 180 a, the seconddrain electrode layer 180 b, and thegate electrode layer 174. Note that the secondsource electrode layer 180 a, the seconddrain electrode layer 180 b, thegate insulating film 112, thegate electrode layer 174, and the protectiveinsulating film 116 which are formed over the firstsource electrode layer 178 a and the firstdrain electrode layer 178 b have shapes corresponding to the shapes of the firstsource electrode layer 178 a and the firstdrain electrode layer 178 b. - With the shapes of the first
source electrode layer 178 a and the firstdrain electrode layer 178 b as illustrated inFIG. 10B , the secondsource electrode layer 180 a, the seconddrain electrode layer 180 b, and thegate insulating film 112 can have favorable coverage. - Further, the second
source electrode layer 180 a and the seconddrain electrode layer 180 b are provided on inner sides than the edges of the firstsource electrode layer 178 a and the firstdrain electrode layer 178 b in the cross section in the channel length direction (FIG. 10B ). The firstsource electrode layer 178 a and the firstdrain electrode layer 178 b are not necessarily covered with the secondsource electrode layer 180 a and the seconddrain electrode layer 180 b as long as the secondsource electrode layer 180 a and the seconddrain electrode layer 180 b are provided in this manner at least over a region to be a channel length of theoxide semiconductor layer 106. Note that when the first source electrode layer and the first drain electrode layer are covered with the second source electrode layer and the second drain electrode layer as in any of the transistors described in the above embodiments, a possibility that oxygen might be diffused or transferred to the side faces of the first source electrode layer and the first drain electrode layer is reduced; accordingly, oxygen can be favorably supplied to the oxide semiconductor layer from the oxide insulating film through the gate insulating film. - The above is the transistor of one embodiment of the present invention, whose structure can suppress an increase in oxygen vacancies in the oxide semiconductor layer. Specifically, in the transistor, oxygen can be supplied from the oxide insulating film and the gate insulating film which are in contact with the oxide semiconductor layer to the oxide semiconductor layer. It is thus possible to provide a semiconductor device having favorable electrical characteristics and high long-term reliability.
- Note that this embodiment can be combined as appropriate with any of the other embodiments and examples in this specification.
- In this embodiment, an example of a semiconductor device (memory device) which includes a transistor of one embodiment of the present invention, which can retain stored data even when not powered, and which has an unlimited number of write cycles will be described with reference to drawings.
-
FIG. 11A is a cross-sectional view of the semiconductor device, andFIG. 11B is a circuit diagram of the semiconductor device. - The semiconductor device illustrated in
FIGS. 11A and 11B includes atransistor 3200 including a first semiconductor material in a lower portion, and atransistor 3202 including a second semiconductor material and acapacitor 3204 in an upper portion. As thetransistor 3202, any of the transistors described inEmbodiments 1 to 5 can be used, and an example in which thetransistor 150 described inEmbodiment 1 with reference toFIGS. 1A to 1E is applied to thetransistor 3202 is described in this embodiment. One electrode of thecapacitor 3204 is formed using the same material as a gate electrode of thetransistor 3202, the other electrode of thecapacitor 3204 is formed using the same material as a source electrode and a drain electrode of thetransistor 3202, and a dielectric of thecapacitor 3204 is formed using the same material as thegate insulating film 112 of thetransistor 3202; thus, thecapacitor 3204 can be formed at the same time as thetransistor 3202. - Here, the first semiconductor material and the second semiconductor material are preferably materials having different band gaps. For example, the first semiconductor material may be a semiconductor material (such as silicon) other than an oxide semiconductor, and the second semiconductor material may be the oxide semiconductor described in
Embodiment 1. A transistor including, for example, crystalline silicon as a material other than an oxide semiconductor can operate at high speed easily. On the other hand, a transistor including an oxide semiconductor enables charge to be held for a long time owing to its electrical characteristics, that is, the low off-state current. - Although both of the above transistors are n-channel transistors in the following description, it is needless to say that p-channel transistors can be used. The specific structure of the semiconductor device, such as the material used for the semiconductor device and the structure of the semiconductor device, is not necessarily limited to that described here except for the use of the transistor described in
Embodiment 1, which is formed using an oxide semiconductor for storing data. - The
transistor 3200 inFIG. 11A includes a channel formation region provided in asubstrate 3000 including a semiconductor material (such as crystalline silicon), impurity regions provided such that the channel formation region is provided therebetween, intermetallic compound regions provided in contact with the impurity regions, a gate insulating film provided over the channel formation region, and a gate electrode layer provided over the gate insulating film. Note that a transistor whose source electrode layer and drain electrode layer are not illustrated in a drawing may also be referred to as a transistor for the sake of convenience. Further, in such a case, in description of a connection of a transistor, a source region and a source electrode layer may be collectively referred to as a source electrode layer, and a drain region and a drain electrode layer may be collectively referred to as a drain electrode layer. That is, in this specification, the term “source electrode layer” might include a source region. - Further, an element
isolation insulating layer 3106 is formed on thesubstrate 3000 so as to surround thetransistor 3200, and anoxide insulating film 3220 is formed so as to cover thetransistor 3200. Note that the elementisolation insulating layer 3106 can be formed by an element isolation technique such as local oxidation of silicon (LOCOS) or shallow trench isolation (STI). - For example, the
transistor 3200 formed using a crystalline silicon substrate can operate at high speed. Thus, when the transistor is used as a reading transistor, data can be read at high speed. As treatment prior to formation of thetransistor 3202 and thecapacitor 3204, CMP treatment is performed on theoxide insulating film 3220 covering thetransistor 3200, whereby theoxide insulating film 3220 is planarized and, at the same time, an upper surface of the gate electrode layer of thetransistor 3200 is exposed. - The
transistor 3202 is provided over theoxide insulating film 3220, and one of the source electrode and the drain electrode thereof is extended so as to function as the other electrode of thecapacitor 3204. - The
transistor 3202 inFIG. 11A is a top-gate transistor in which a channel is formed in an oxide semiconductor layer. Since the off-state current of thetransistor 3202 is low, stored data can be retained for a long period owing to such a transistor. In other words, refresh operation becomes unnecessary or the frequency of the refresh operation in a semiconductor memory device can be extremely low, which leads to a sufficient reduction in power consumption. - Further, an
electrode 3150 overlaps with thetransistor 3202 with theoxide insulating film 3220 provided therebetween. By supplying an appropriate potential to theelectrode 3150, the threshold voltage of thetransistor 3202 can be controlled. In addition, long-term reliability of thetransistor 3202 can be improved. - The
transistor 3200 and thetransistor 3202 can be formed so as to overlap with each other as illustrated inFIG. 11A , whereby the area occupied by them can be reduced. Accordingly, the degree of integration of the semiconductor device can be increased. - An example of a circuit configuration corresponding to
FIG. 11A is illustrated inFIG. 11B . - In
FIG. 11B , a first wiring (1st Line) is electrically connected to a source electrode layer of thetransistor 3200. A second wiring (2nd Line) is electrically connected to a drain electrode layer of thetransistor 3200. A third wiring (3rd Line) is electrically connected to the other of the source electrode layer and the drain electrode layer of thetransistor 3202, and a fourth wiring (4th Line) is electrically connected to the gate electrode layer of thetransistor 3202. The gate electrode layer of thetransistor 3200 and the one of the source electrode layer and the drain electrode layer of thetransistor 3202 are electrically connected to the other electrode of thecapacitor 3204. A fifth wiring (5th Line) is electrically connected to the one electrode of thecapacitor 3204. - The semiconductor device in
FIG. 11B utilizes a characteristic in which the potential of the gate electrode layer of thetransistor 3200 can be held, and thus enables writing, storing, and reading of data as follows. - Writing and storing of data are described. First, the potential of the fourth wiring is set to a potential at which the
transistor 3202 is turned on, so that thetransistor 3202 is turned on. Accordingly, the potential of the third wiring is supplied to the gate electrode layer of thetransistor 3200 and thecapacitor 3204. That is, a predetermined charge is supplied to the gate electrode layer of the transistor 3200 (writing). Here, one of two kinds of charges providing different potential levels (hereinafter referred to as a low-level charge and a high-level charge) is supplied. After that, the potential of the fourth wiring is set to a potential at which thetransistor 3202 is turned off, so that thetransistor 3202 is turned off. Thus, the charge supplied to the gate electrode layer of thetransistor 3200 is held (holding). - Since the off-state current of the
transistor 3202 is extremely low, the charge of the gate electrode layer of thetransistor 3200 is held for a long time. - Next, reading of data is described. By supplying an appropriate potential (a reading potential) to the fifth wiring while supplying a predetermined potential (a constant potential) to the first wiring, the potential of the second wiring varies depending on the amount of charge held in the gate electrode layer of the
transistor 3200. This is because in general, when thetransistor 3200 is an n-channel transistor, an apparent threshold voltage Vth _ H in the case where the high-level charge is given to the gate electrode layer of thetransistor 3200 is lower than an apparent threshold voltage Vth _ L in the case where the low-level charge is given to the gate electrode layer of thetransistor 3200. Here, an apparent threshold voltage refers to the potential of the fifth wiring which is needed to turn on thetransistor 3200. Thus, the potential of the fifth wiring is set to a potential V0 which is between Vth _ H and Vth _ L, whereby charge supplied to the gate electrode layer of thetransistor 3200 can be determined. For example, in the case where the high-level charge is supplied in writing, when the potential of the fifth wiring is V0 (>Vth _ H), thetransistor 3200 is turned on. In the case where the low-level charge is supplied in writing, even when the potential of the fifth wiring is V0 (<Vth _ L, thetransistor 3200 remains off. Therefore, the data stored in the gate electrode layer can be read by determining the potential of the second wiring. - Note that in the case where memory cells are arrayed, it is necessary that only data of a desired memory cell be able to be read. The fifth wiring in the case where data is not read may be supplied with a potential at which the
transistor 3200 is turned off regardless of the state of the gate electrode layer, that is, a potential lower than Vth _ H. Alternatively, the fifth wiring may be supplied with a potential at which thetransistor 3200 is turned on regardless of the state of the gate electrode layer, that is, a potential higher than Vth _ L. - When including a transistor having a channel formation region formed using an oxide semiconductor and having an extremely low off-state current, the semiconductor device described in this embodiment can retain stored data for an extremely long period. In other words, refresh operation becomes unnecessary or the frequency of the refresh operation can be extremely low, which leads to a sufficient reduction in power consumption. Moreover, stored data can be retained for a long period even when power is not supplied (note that a potential is preferably fixed).
- Further, in the semiconductor device described in this embodiment, high voltage is not needed for writing data and there is no problem of deterioration of elements. For example, unlike a conventional nonvolatile memory, it is not necessary to inject and extract electrons into and from a floating gate, and thus a problem such as deterioration of a gate insulating film does not arise at all. That is, the semiconductor device according to the disclosed invention does not have a limitation on the number of times data can be rewritten, which is a problem of a conventional nonvolatile memory, and the reliability thereof is drastically improved. Furthermore, data is written depending on the on state and the off state of the transistor, whereby high-speed operation can be easily achieved.
- As described above, a miniaturized and highly-integrated semiconductor device having high electrical characteristics and a fabrication method of the semiconductor device can be provided.
- Note that this embodiment can be combined as appropriate with any of the other embodiments and examples in this specification.
- In this embodiment, a semiconductor device including a transistor of one embodiment of the present invention, which can retain stored data even when not powered, which does not have a limitation on the number of write cycles, and which has a structure different from that described in
Embodiment 6, will be described. -
FIG. 12A illustrates an example of a circuit configuration of the semiconductor device, andFIG. 12B is a conceptual diagram illustrating an example of the semiconductor device. As atransistor 4162 included in the semiconductor device, any of the transistors described inEmbodiments 1 to 5 can be used. Acapacitor 4254 can be formed through the same process and at the same time as thetransistor 4162 in a manner similar to that of thecapacitor 3204 described inEmbodiment 6. - In the semiconductor device illustrated in
FIG. 12A , a bit line BL is electrically connected to a source electrode of thetransistor 4162, a word line WL is electrically connected to a gate electrode of thetransistor 4162, and a drain electrode of thetransistor 4162 is electrically connected to a first terminal of thecapacitor 4254. - Next, writing and storing of data in the semiconductor device (a memory cell 4250) illustrated in
FIG. 12A are described. - First, the potential of the word line WL is set to a potential at which the
transistor 4162 is turned on, and thetransistor 4162 is turned on. Accordingly, the potential of the bit line BL is supplied to the first terminal of the capacitor 4254 (writing). After that, the potential of the word line WL is set to a potential at which thetransistor 4162 is turned off, so that thetransistor 4162 is turned off. Thus, the potential of the first terminal of thecapacitor 4254 is held (holding). - In addition, the
transistor 4162 including an oxide semiconductor has an extremely low off-state current. For that reason, the potential of the first terminal of the capacitor 4254 (or a charge accumulated in the capacitor 4254) can be held for an extremely long time by turning off thetransistor 4162. - Next, reading of data is described. When the
transistor 4162 is turned on, the bit line BL which is in a floating state and thecapacitor 4254 are electrically connected to each other, and the charge is redistributed between the bit line BL and thecapacitor 4254. As a result, the potential of the bit line BL is changed. The amount of change in potential of the bit line BL varies depending on the potential of the first terminal of the capacitor 4254 (or the charge accumulated in the capacitor 4254). - For example, the potential of the bit line BL after charge redistribution is (CB×VBO+C×V)/(CB+C), where V is the potential of the first terminal of the
capacitor 4254, C is the capacitance of thecapacitor 4254, CB is the capacitance component of the bit line BL (hereinafter also referred to as bit line capacitance), and VBO is the potential of the bit line BL before the charge redistribution. Therefore, it can be found that assuming that thememory cell 4250 is in either of two states in which the potentials of the first terminal of thecapacitor 4254 are V1 and V0 (V1>V0), the potential of the bit line BL in the case of holding the potential V1 (=(CB×VBO+C×V1)/(CB+C)) is higher than the potential of the bit line BL in the case of holding the potential V0 (=(CB×VB0+C×V0)/(CB+C)). - Then, by comparing the potential of the bit line BL with a predetermined potential, data can be read.
- As described above, the semiconductor device illustrated in
FIG. 12A can hold charge that is accumulated in thecapacitor 4254 for a long time because the off-state current of thetransistor 4162 is extremely low. In other words, refresh operation becomes unnecessary or the frequency of the refresh operation can be extremely low, which leads to a sufficient reduction in power consumption. Moreover, stored data can be retained for a long period even when power is not supplied. - Next, the semiconductor device illustrated in
FIG. 12B is described. - The semiconductor device illustrated in
FIG. 12B includes a memory cell array 4251 (memory cell arrays memory cells 4250 illustrated inFIG. 12A as memory circuits in the upper portion, and aperipheral circuit 4253 in the lower portion, which is necessary for operating thememory cell array 4251. Note that theperipheral circuit 4253 is electrically connected to thememory cell array 4251. - In the structure illustrated in
FIG. 12B , theperipheral circuit 4253 can be provided under thememory cell arrays - It is preferable that a semiconductor material of the transistor provided in the
peripheral circuit 4253 be different from that of thetransistor 4162. For example, silicon, germanium, silicon germanium, silicon carbide, or gallium arsenide can be used, and a single crystal semiconductor is preferably used. Alternatively, an organic semiconductor material or the like may be used. A transistor including such a semiconductor material can operate at sufficiently high speed. Thus, the transistor enables a variety of circuits (e.g., a logic circuit and a driver circuit) which need to operate at high speed to be favorably obtained. - Note that
FIG. 12B illustrates, as an example, the semiconductor device in which thememory cell array 4251 has a stack of thememory cell array 4251 a and thememory cell array 4251 b; however, the number of stacked memory cell arrays is not limited to two. For thememory cell array 4251, a stack of three or more memory cell arrays may be used, or only one memory cell array may be used. - The
transistor 4162 is formed using an oxide semiconductor, and any of the transistors described inEmbodiments 1 to 5 can be used as thetransistor 4162. Since the off-state current of the transistor including an oxide semiconductor is low, stored data can be retained for a long period. In other words, the frequency of refresh operation can be extremely low, which leads to a sufficient reduction in power consumption. - A semiconductor device having a novel feature can be obtained by being provided with both a peripheral circuit which includes the transistor including a material other than an oxide semiconductor (in other words, a transistor capable of operating at sufficiently high speed) and a memory circuit which includes the transistor including an oxide semiconductor (in a broader sense, a transistor whose off-state current is sufficiently low). In addition, with a structure where the peripheral circuit and the memory circuit are stacked, an increase in the degree of integration of the semiconductor device can be achieved.
- As described above, a miniaturized and highly-integrated semiconductor device having high electric characteristics can be provided.
- Note that this embodiment can be combined as appropriate with any of the other embodiments and examples in this specification.
- In this embodiment, examples of an electronic device and an electric device which can use any of the transistors described in
Embodiments 1 to 5 will be described. - Any of the transistors described in
Embodiments 1 to 5 can be applied to a variety of electronic devices (including game machines) and electric devices. Examples of the electronic devices include display devices of televisions, monitors, and the like, lighting devices, desktop personal computers and notebook personal computers, word processors, image reproduction devices which reproduce still images or moving images stored in recording media such as digital versatile discs (DVDs), portable compact disc (CD) players, radio receivers, tape recorders, headphone stereos, stereos, cordless phone handsets, transceivers, mobile phones, car phones, portable game machines, calculators, portable information terminals, electronic notebooks, e-book readers, electronic translators, audio input devices, cameras such as video cameras and digital still cameras, electric shavers, and IC chips. Examples of the electric devices include high-frequency heating appliances such as microwave ovens, electric rice cookers, electric washing machines, electric vacuum cleaners, air-conditioning systems such as air conditioners, dishwashers, dish dryers, clothes dryers, futon dryers, electric refrigerators, electric freezers, electric refrigerator-freezers, freezers for preserving DNA, radiation counters, and medical equipment such as dialyzers. In addition, the examples of the electric devices include alarm devices such as smoke detectors, gas alarm devices, and security alarm devices. Further, the examples also include industrial equipment such as guide lights, traffic lights, belt conveyors, elevators, escalators, industrial robots, and power storage systems. In addition, moving objects and the like driven by oil engines and electric motors using power from non-aqueous secondary batteries are also included in the category of electric devices. Examples of the moving objects include electric vehicles (EV), hybrid electric vehicles (HEV) which include both an internal-combustion engine and a motor, plug-in hybrid electric vehicles (PHEV), tracked vehicles in which caterpillar tracks are substituted for wheels of these vehicles, motorized bicycles including motor-assisted bicycles, motorcycles, electric wheelchairs, golf carts, boats or ships, submarines, helicopters, aircrafts, rockets, artificial satellites, space probes, planetary probes, and spacecrafts. Specific examples of these electronic devices and electric devices are illustrated inFIG. 13 ,FIG. 14 ,FIGS. 15A to 15C , andFIGS. 16A to 16C . - First, as an example of the alarm device, a structure of a fire alarm is described with reference to
FIG. 13 . A fire alarm in this specification refers to any device which raises an alarm over fire occurrence instantly, and for example, a residential fire alarm, an automatic fire alarm system, and a fire detector used for the automatic fire alarm system are included in its category. - An alarm device illustrated in
FIG. 13 includes at least amicrocomputer 500. Here, themicrocomputer 500 is provided in the alarm device. Themicrocomputer 500 includes apower gate controller 503 electrically connected to a high potential power supply line VDD, apower gate 504 electrically connected to the high potential power supply line VDD and thepower gate controller 503, a CPU (central processing unit) 505 electrically connected to thepower gate 504, and asensor portion 509 electrically connected to thepower gate 504 and theCPU 505. Further, theCPU 505 includes avolatile memory portion 506 and anonvolatile memory portion 507. - The
CPU 505 is electrically connected to abus line 502 through aninterface 508. Theinterface 508 as well as theCPU 505 is electrically connected to thepower gate 504. As a bus standard of theinterface 508, an I2C bus can be used, for example. A light-emittingelement 530 electrically connected to thepower gate 504 through theinterface 508 is provided in the alarm device described in this embodiment. - The light-emitting
element 530 is preferably an element which emits light with high directivity, and for example, an organic EL element, an inorganic EL element, or a light-emitting diode (LED) can be used. - The
power gate controller 503 includes a timer and controls thepower gate 504 with the use of the timer. Thepower gate 504 allows or stops supply of power from the high potential power supply line VDD to theCPU 505, thesensor portion 509, and theinterface 508, in accordance with the control by thepower gate controller 503. Here, as an example of thepower gate 504, a switching element such as a transistor can be given. - With the use of the
power gate controller 503 and thepower gate 504, power is supplied to thesensor portion 509, theCPU 505, and theinterface 508 in a period during which the amount of light is measured, and supply of power to thesensor portion 509, theCPU 505, and theinterface 508 can be stopped during an interval between measurement periods. The alarm device operates in such a manner, whereby a reduction in power consumption of the alarm device can be achieved compared with that of the case where power is continuously supplied to the above structures. - In the case where a transistor is used as the
power gate 504, it is preferable to use a transistor which has an extremely low off-state current and is used for thenonvolatile memory portion 507, for example, a transistor including an oxide semiconductor. With the use of such a transistor, leakage current can be reduced when supply of power is stopped by thepower gate 504, so that a reduction in power consumption of the alarm device can be achieved. - A direct-
current power source 501 may be provided in the alarm device described in this embodiment so that power is supplied from the direct-current power source 501 to the high potential power supply line VDD. An electrode of the direct-current power source 501 on a high potential side is electrically connected to the high potential power supply line VDD, and an electrode of the direct-current power source 501 on a low potential side is electrically connected to a low potential power supply line VSS. The low potential power supply line VSS is electrically connected to themicrocomputer 500. Here, the high potential power supply line VDD is supplied with a high potential H. The low potential power supply line VSS is supplied with a low potential L, for example, a ground potential (GND). - In the case where a battery is used as the direct-
current power source 501, for example, a battery case including an electrode electrically connected to the high potential power supply line VDD, an electrode electrically connected to the low potential power supply line VSS, and a housing which can hold the battery is provided in a housing. Note that the alarm device described in this embodiment does not necessarily include the direct-current power source 501 and may have, for example, a structure in which power is supplied from an alternate-current power source provided outside the alarm device through a wiring. - As the above battery, a secondary battery such as a lithium ion secondary battery (also called a lithium ion storage battery or a lithium ion battery) can be used. Further, a solar battery is preferably provided so that the secondary battery can be charged.
- The
sensor portion 509 measures a physical quantity relating to an abnormal situation and transmits a measurement value to theCPU 505. A physical quantity relating to an abnormal situation depends on the usage of the alarm device, and in an alarm device functioning as a fire alarm, a physical quantity relating to a fire is measured. Accordingly, thesensor portion 509 measures the amount of light as a physical quantity relating to a fire and senses smoke. - The
sensor portion 509 includes anoptical sensor 511 electrically connected to thepower gate 504, anamplifier 512 electrically connected to thepower gate 504, and anAD converter 513 electrically connected to thepower gate 504 and theCPU 505. Theoptical sensor 511, theamplifier 512, and theAD converter 513 which are provided in thesensor portion 509, and the light-emittingelement 530 operate when thepower gate 504 allows supply of power to thesensor portion 509. - Here,
FIG. 14 illustrates part of the cross section of the alarm device illustrated inFIG. 13 . In the alarm device,element isolation regions 603 are formed in a p-type semiconductor substrate 601, and an n-channel transistor 719 including agate insulating film 607, agate electrode layer 609, n-type impurity regions film 615, and an insulatingfilm 617 is formed. Here, the n-channel transistor 719 is formed using a semiconductor other than an oxide semiconductor, such as single crystal silicon, so that the n-channel transistor 719 can operate at sufficiently high speed. Accordingly, a volatile memory portion of a CPU that can achieve high-speed access can be formed. - In addition, contact plugs 619 a and 619 b are formed in openings which are formed by partly etching the insulating
films film 621 having groove portions is formed over the insulatingfilm 617 and the contact plugs 619 a and 619 b. -
Wirings film 621, and an insulatingfilm 620 formed by a sputtering method, a CVD method, or the like is provided over the insulatingfilm 621 and thewirings film 622 having a groove portion is formed over the insulatingfilm 620. - An
electrode 624 functioning as a back gate electrode of asecond transistor 717 is formed in the groove portion of the insulatingfilm 622. Theelectrode 624 can control the threshold voltage of thesecond transistor 717. - An
oxide insulating film 625 formed by a sputtering method, a CVD method, or the like is provided over the insulatingfilm 622 and theelectrode 624, and thesecond transistor 717 and aphotoelectric conversion element 714 are provided over theoxide insulating film 625. - The
second transistor 717 includes anoxide semiconductor layer 606, a firstsource electrode layer 616 a and a firstdrain electrode layer 616 b in contact with theoxide semiconductor layer 606, a secondsource electrode layer 626 a and a seconddrain electrode layer 626 b in contact with upper portions of the firstsource electrode layer 616 a and the firstdrain electrode layer 616 b, agate insulating film 612, agate electrode layer 604, and a protectiveinsulating film 618. Moreover, an insulatingfilm 645 and an insulatingfilm 646 cover thephotoelectric conversion element 714 and thesecond transistor 717, and awiring 649 is formed over the insulatingfilm 646 so as to be in contact with the firstdrain electrode layer 616 b. Thewiring 649 functions as the node which electrically connects a drain electrode of thesecond transistor 717 to thegate electrode layer 609 of the n-channel transistor 719. - Although the structure in which the connection portion of the
second transistor 717 and thewiring 649 is in contact with the firstdrain electrode layer 616 b is shown as an example in this embodiment, without limitation thereon, a structure in which the connection portion is in contact with the seconddrain electrode layer 626 b may be employed, for example. - Here, any of the transistors described in
Embodiments 1 to 5 can be used as thesecond transistor 717, and theoxide semiconductor layer 606 corresponds to theoxide semiconductor layer 106 described inEmbodiment 1. Moreover, the firstsource electrode layer 616 a and the firstdrain electrode layer 616 b correspond to the firstsource electrode layer 108 a and the firstdrain electrode layer 108 b described inEmbodiment 1, respectively. The secondsource electrode layer 626 a and the seconddrain electrode layer 626 b correspond to the secondsource electrode layer 110 a and the seconddrain electrode layer 110 b described inEmbodiment 1, respectively. - The
optical sensor 511 includes thephotoelectric conversion element 714, a capacitor, a first transistor, thesecond transistor 717, a third transistor, and the n-channel transistor 719. As thephotoelectric conversion element 714, a photodiode can be used here, for example. - One of terminals of the
photoelectric conversion element 714 is electrically connected to the low potential power supply line VSS, and the other of the terminals thereof is electrically connected to one of the firstsource electrode layer 616 a and the firstdrain electrode layer 616 b and/or one of the secondsource electrode layer 626 a and the seconddrain electrode layer 626 b of thesecond transistor 717. - The
gate electrode layer 604 of thesecond transistor 717 is supplied with an electric charge accumulation control signal Tx, and the other of the firstsource electrode layer 616 a and the firstdrain electrode layer 616 b and/or the other of the secondsource electrode layer 626 a and the seconddrain electrode layer 626 b of thesecond transistor 717 are/is electrically connected to one of a pair of electrodes of the capacitor, one of a source electrode and a drain electrode of the first transistor, and the gate electrode of the n-channel transistor 719 (hereinafter the node is referred to as a node FD in some cases). - The other of the pair of electrodes of the capacitor is electrically connected to the low potential power supply line VSS. A gate electrode of the first transistor is supplied with a reset signal Res, and the other of the source electrode and the drain electrode thereof is electrically connected to the high potential power supply line VDD.
- One of a source electrode and a drain electrode of the n-
channel transistor 719 is electrically connected to one of a source electrode and a drain electrode of the third transistor and theamplifier 512. The other of the source electrode and the drain electrode of the n-channel transistor 719 is electrically connected to the high potential power supply line VDD. A gate electrode of the third transistor is supplied with a bias signal Bias, and the other of the source electrode and the drain electrode thereof is electrically connected to the low potential power supply line VSS. - Note that the capacitor is not necessarily provided. For example, in the case where parasitic capacitance of the n-
channel transistor 719 or the like is sufficiently large, a structure without the capacitor may be employed. - Further, as each of the first transistor and the
second transistor 717, the transistor having an extremely low off-state current is preferably used. As the transistor having an extremely low off-state current, a transistor including an oxide semiconductor is preferably used. With such a structure, the potential of the node FD can be held for a long time. - In the structure in
FIG. 14 , thephotoelectric conversion element 714 is electrically connected to thesecond transistor 717 and is provided over theoxide insulating film 625. - The
photoelectric conversion element 714 includes asemiconductor film 660 provided over theoxide insulating film 625, and the firstsource electrode layer 616 a and anelectrode 616 c which are in contact with a top surface of thesemiconductor film 660. The firstsource electrode layer 616 a is an electrode functioning as the source electrode or the drain electrode of thesecond transistor 717 and electrically connects thephotoelectric conversion element 714 to thesecond transistor 717. In thephotoelectric conversion element 714, the secondsource electrode layer 626 a and anelectrode 626 c are provided over the firstsource electrode layer 616 a and theelectrode 616 c, respectively. - Over the
semiconductor film 660, the secondsource electrode layer 626 a, and theelectrode 626 c, thegate insulating film 612, the protectiveinsulating film 618, the insulatingfilm 645, and the insulatingfilm 646 are provided. Further, awiring 656 is formed over the insulatingfilm 646 and is in contact with theelectrode 616 c through an opening provided in theelectrode 626 c, thegate insulating film 612, the protectiveinsulating film 618, the insulatingfilm 645, and the insulatingfilm 646. - The
electrode 616 c can be formed in steps similar to those of the firstsource electrode layer 616 a and the firstdrain electrode layer 616 b, and thewiring 656 can be formed in steps similar to those of thewiring 649. - As the
semiconductor film 660, a semiconductor film which can perform photoelectric conversion is provided, and for example, silicon or germanium can be used. In the case of using silicon, thesemiconductor film 660 functions as an optical sensor which senses visible light. Further, there is a difference, between silicon and germanium, in wavelengths of electromagnetic waves that can be absorbed. When thesemiconductor film 660 includes germanium, a sensor which mainly senses an infrared ray can be obtained. - In the above manner, the
sensor portion 509 including theoptical sensor 511 can be incorporated into themicrocomputer 500, so that the number of components can be reduced and the size of the housing of the alarm device can be reduced. Note that in the case where the place of the optical sensor or the photoelectric conversion element needs a high degree of freedom, the optical sensor or the photoelectric conversion element may be externally provided so as to be electrically connected to themicrocomputer 500. - In the alarm device including the above-described IC chip, the
CPU 505 in which a plurality of circuits including any of the transistors described in the above embodiments are combined and mounted on one IC chip is used. -
FIGS. 15A to 15C are block diagrams illustrating a specific configuration of a CPU at least partly including any of the transistors described inEmbodiments 1 to 5. - The CPU illustrated in
FIG. 15A includes an arithmetic logic unit (ALU) 1191, anALU controller 1192, aninstruction decoder 1193, an interruptcontroller 1194, atiming controller 1195, aregister 1196, aregister controller 1197, abus interface 1198, arewritable ROM 1199, and anROM interface 1189 over asubstrate 1190. A semiconductor substrate, an SOI substrate, a glass substrate, or the like is used as thesubstrate 1190. TheROM 1199 and theROM interface 1189 may be provided over a separate chip. Needless to say, the CPU inFIG. 15A is just an example in which the configuration has been simplified, and an actual CPU may have various configurations depending on the application. - An instruction that is input to the CPU through the
bus interface 1198 is input to theinstruction decoder 1193 and decoded therein, and then, input to theALU controller 1192, the interruptcontroller 1194, theregister controller 1197, and thetiming controller 1195. - The
ALU controller 1192, the interruptcontroller 1194, theregister controller 1197, and thetiming controller 1195 conduct various controls in accordance with the decoded instruction. Specifically, theALU controller 1192 generates signals for controlling the operation of theALU 1191. While the CPU is executing a program, the interruptcontroller 1194 judges an interrupt request from an external input/output device or a peripheral circuit on the basis of its priority or a mask state, and processes the request. Theregister controller 1197 generates an address of theregister 1196, and reads/writes data from/to theregister 1196 in accordance with the state of the CPU. - The
timing controller 1195 generates signals for controlling operation timings of theALU 1191, theALU controller 1192, theinstruction decoder 1193, the interruptcontroller 1194, and theregister controller 1197. For example, thetiming controller 1195 includes an internal clock generator for generating an internal clock signal CLK2 based on a reference clock signal CLK1, and supplies the internal clock signal CLK2 to the above circuits. - In the CPU illustrated in
FIG. 15A , a memory cell is provided in theregister 1196. As the memory cell of theregister 1196, any of the transistors described in the above embodiments can be used. - In the CPU illustrated in
FIG. 15A , theregister controller 1197 selects operation of storing data in theregister 1196 in accordance with an instruction from theALU 1191. That is, theregister controller 1197 selects whether data is stored by a flip-flop or by a capacitor in the memory cell included in theregister 1196. When data storing by the flip-flop is selected, a power supply voltage is supplied to the memory cell in theregister 1196. When data storing by the capacitor is selected, the data is rewritten in the capacitor, and supply of power supply voltage to the memory cell in theregister 1196 can be stopped. - The power supply can be stopped by a switching element provided between a memory cell group and a node to which a power supply potential VDD or a power supply potential VSS is supplied, as illustrated in
FIG. 15B orFIG. 15C . Circuits illustrated inFIGS. 15B and 15C are described below. -
FIGS. 15B and 15C each illustrate an example of the configuration of a memory circuit in which any of the transistors described in the above embodiments is used as a switching element which controls supply of a power supply potential to a memory cell. - The memory device illustrated in
FIG. 15B includes aswitching element 1141 and amemory cell group 1143 including a plurality ofmemory cells 1142. Specifically, as each of thememory cells 1142, any of the transistors described in the above embodiments can be used. Each of thememory cells 1142 included in thememory cell group 1143 is supplied with the high-level power supply potential VDD via theswitching element 1141. Further, each of thememory cells 1142 included in thememory cell group 1143 is supplied with a potential of a signal IN and the low-level power supply potential VSS. - In
FIG. 15B , any of the transistors described in the above embodiments is used as theswitching element 1141, and the switching of the transistor is controlled by a signal SigA supplied to a gate electrode layer thereof. - Note that
FIG. 15B illustrates the configuration in which theswitching element 1141 includes only one transistor; however, without particular limitation thereon, theswitching element 1141 may include a plurality of transistors. In the case where theswitching element 1141 includes a plurality of transistors which function as switching elements, the plurality of transistors may be connected to each other in parallel, in series, or in combination of parallel connection and series connection. - Although the
switching element 1141 controls the supply of the high-level power supply potential VDD to each of thememory cells 1142 included in thememory cell group 1143 inFIG. 15B , theswitching element 1141 may control the supply of the low-level power supply potential VSS. - In
FIG. 15C , an example of a memory device in which each of thememory cells 1142 included in thememory cell group 1143 is supplied with the low-level power supply potential VSS via theswitching element 1141 is illustrated. The supply of the low-level power supply potential VSS to each of thememory cells 1142 included in thememory cell group 1143 can be controlled by theswitching element 1141. - When a switching element is provided between a memory cell group and a node to which the power supply potential VDD or the power supply potential VSS is supplied, data can be stored even in the case where an operation of a CPU is temporarily stopped and the supply of the power supply voltage is stopped; accordingly, power consumption can be reduced. Specifically, for example, while a user of a personal computer does not input data to an input device such as a keyboard, the operation of the CPU can be stopped, so that the power consumption can be reduced.
- Although the CPU is given as an example here, the transistor can also be applied to an LSI such as a digital signal processor (DSP), a custom LSI, or a field programmable gate array (FPGA).
- In
FIG. 16A , analarm device 8100 is a residential fire alarm, which is an example of an electric device including a sensor portion and amicrocomputer 8101. Note that themicrocomputer 8101 is an example of an electronic device including a CPU in which any of the transistors described in the above embodiments is used. - In
FIG. 16A , an air conditioner which includes anindoor unit 8200 and anoutdoor unit 8204 is an example of an electric device including the CPU in which any of the transistors described in the above embodiments is used. Specifically, theindoor unit 8200 includes ahousing 8201, anair outlet 8202, aCPU 8203, and the like. Although theCPU 8203 is provided in theindoor unit 8200 inFIG. 16A , theCPU 8203 may be provided in theoutdoor unit 8204. Alternatively, theCPU 8203 may be provided in both theindoor unit 8200 and theoutdoor unit 8204. By using any of the transistors described in the above embodiments as the CPU in the air conditioner, a reduction in power consumption of the air conditioner can be achieved. - In
FIG. 16A , an electric refrigerator-freezer 8300 is an example of an electric device including the CPU in which any of the transistors described in the above embodiments is used. Specifically, the electric refrigerator-freezer 8300 includes ahousing 8301, a door for arefrigerator 8302, a door for afreezer 8303, aCPU 8304, and the like. InFIG. 16A , theCPU 8304 is provided in thehousing 8301. When any of the transistors described in the above embodiments is used as theCPU 8304 of the electric refrigerator-freezer 8300, a reduction in power consumption of the electric refrigerator-freezer 8300 can be achieved. -
FIGS. 16B and 16C illustrate an example of an electric vehicle which is an example of an electric device. Anelectric vehicle 9700 is equipped with asecondary battery 9701. The output of the electric power of thesecondary battery 9701 is adjusted by acontrol circuit 9702 and the electric power is supplied to adriving device 9703. Thecontrol circuit 9702 is controlled by aprocessing unit 9704 including a ROM, a RAM, a CPU, or the like which is not illustrated. When any of the transistors described in the above embodiments is used as the CPU in theelectric vehicle 9700, a reduction in power consumption of theelectric vehicle 9700 can be achieved. - The
driving device 9703 includes a DC motor or an AC motor either alone or in combination with an internal-combustion engine. Theprocessing unit 9704 outputs a control signal to thecontrol circuit 9702 based on input data such as data of operation (e.g., acceleration, deceleration, or stop) by a driver or data during driving (e.g., data on an upgrade or a downgrade, or data on a load on a driving wheel) of theelectric vehicle 9700. Thecontrol circuit 9702 adjusts the electric energy supplied from thesecondary battery 9701 in accordance with the control signal of theprocessing unit 9704 to control the output of thedriving device 9703. In the case where the AC motor is mounted, although not illustrated, an inverter which converts direct current into alternate current is also incorporated. - Note that this embodiment can be combined as appropriate with any of the other embodiments and examples in this specification.
- In this example, a conductive film was formed over an oxide semiconductor film and diffusion or transfer of elements which exist between the stacked films was examined by secondary ion mass spectrometry (SIMS), and results thereof will be described.
-
FIGS. 17A and 17B each show SIMS analysis results of profiles of an oxygen isotope (18O) in a depth direction before and after heat treatment in samples which were each fabricated with a stack of an IGZO film and a tungsten film by a sputtering method. Note that the IGZO film was formed by a DC sputtering method with a sputtering target containing In, Ga, and Zn at an atomic ratio of 1:1:1 or 1:3:2 and a deposition gas containing Ar and O2 (18O) at a flow rate ratio of 2:1. The tungsten film was formed by a DC sputtering method with a tungsten sputtering target and a 100 percent Ar gas used as a deposition gas. Note that heat treatment was performed at 300° C., 350° C., 400° C., and 450° C. each for one hour, and five samples including a sample which was not subjected to heat treatment were compared with one another. - Here, the IGZO film formed with the sputtering target containing In, Ga, and Zn at an atomic ratio of 1:1:1 is crystalline, and the IGZO film formed with the sputtering target containing In, Ga, and Zn at an atomic ratio of 1:3:2 is amorphous.
- As shown in
FIGS. 17A and 17B , as the temperature of the heat treatment is increased, oxygen of the oxide semiconductor film is taken into the tungsten film despite the composition or crystallinity of the oxide semiconductor film. - Since the fabrication process of the transistor involves some heat treatment steps, oxygen vacancies are generated in a region of the oxide semiconductor layer, which is in contact with the source electrode or the drain electrode, and the region is changed to an n-type. Thus, the n-type region can serve as a source or a drain of the transistor.
-
FIGS. 18A and 18B each show the analysis results by SIMS in samples which were each fabricated using a tantalum nitride film instead of the tungsten film. The tantalum nitride film was formed by a reactive sputtering method (a DC sputtering method) with a tantalum sputtering target and a deposition gas containing Ar and N2 at a flow rate ratio of 5:1. Note that heat treatment was performed under four conditions similar to the above, and five samples including a sample which was not subjected to heat treatment were compared with one another. -
FIG. 18A shows the analysis results by SIMS in samples which were each fabricated with a stack of the IGZO film whose atomic ratio of In to Ga and Zn was 1:1:1 and the tantalum nitride film. In any of the samples, transfer of oxygen to the tantalum nitride film was not observed and its behavior was different from that of the sample with the tungsten film inFIG. 17A .FIG. 18B shows the analysis results by SIMS in samples which were each formed with a stack of the IGZO film whose atomic ratio of In to Ga and Zn was 1:3:2 and the tantalum nitride film. In any of the samples, transfer of oxygen to the tantalum nitride film was not observed and its behavior was different from that of the sample with the tungsten film inFIG. 17B . Accordingly, it can be said that the tantalum nitride film is a film that is not easily bonded to oxygen or a film to which oxygen is not easily transferred. -
FIGS. 19A and 19B each show the analysis results by SIMS in samples which were each fabricated using a titanium nitride film instead of the tungsten film. The titanium nitride film was formed by a reactive sputtering method (a DC sputtering method) with a titanium sputtering target and a 100 percent N2 gas used as a deposition gas. Note that heat treatment was performed under four conditions similar to the above, and five samples including a sample which was not subjected to heat treatment were compared with one another. -
FIG. 19A shows the analysis results by SIMS in samples which were each fabricated with a stack of the IGZO film whose atomic ratio of In to Ga and Zn was 1:1:1 and the titanium nitride film. In any of the samples, transfer of oxygen to the titanium nitride film was not observed and its behavior was different from that of the sample with the tungsten film inFIG. 17A .FIG. 19B shows the analysis results by SIMS in samples which were each fabricated with a stack of the IGZO film whose atomic ratio of In to Ga and Zn was 1:3:2 and the titanium nitride film. In either sample, transfer of oxygen to the titanium nitride film was not observed and its behavior was different from that of the sample with the tungsten film inFIG. 17B . Accordingly, it can be said that the titanium nitride film is a film that is not easily bonded to oxygen or a film to which oxygen is not easily transferred. - Next, transfer of an impurity to an IGZO film was examined by SIMS analysis, and results thereof are described.
-
FIGS. 20A and 20B each show SIMS analysis results of profiles of nitrogen in a depth direction before and after heat treatment in samples which were each fabricated with a tantalum nitride film or a titanium nitride film formed over an IGZO film by a sputtering method. Note that the IGZO film was formed by a DC sputtering method with a sputtering target containing In, Ga, and Zn at an atomic ratio of 1:1:1 and a deposition gas containing Ar and O2 at a flow rate ratio of 2:1. The tantalum nitride film and the titanium nitride film were formed by the above method. Note that heat treatment was performed at 400° C. for one hour, and two samples including a sample which was not subjected to heat treatment were compared with each other. - As shown in
FIGS. 20A and 20B , in either sample, transfer of nitrogen to the IGZO film was not observed. Therefore, nitrogen which serves as a donor in the IGZO film is not widely transferred to the IGZO film from the tantalum nitride film or the titanium nitride film; accordingly, a channel formation region of the transistor is not made to have n-type conductivity. -
FIGS. 21A and 21B show SIMS analysis results of profiles of tantalum and titanium, respectively, in a depth direction in samples similar to those shown inFIGS. 20A and 20B as examples. As shown inFIGS. 21A and 21B , transfer of tantalum or titanium to the IGZO film was not observed. Accordingly, each of titanium and tantalum which might serve as an impurity affecting the electrical characteristics of the transistor is not widely transferred to the IGZO film from the tantalum nitride film or the titanium nitride film. - The above results showed that a film of a conductive nitride such as tantalum nitride or titanium nitride is a film that is not easily bonded to oxygen or a film to which oxygen is not easily transferred, and nitrogen and a metal element in such a conductive nitride are not easily transferred to the oxide semiconductor film.
- Note that this example can be combined as appropriate with any of embodiments or the other example in this specification.
- In this example, measurement results of sheet resistance values of an oxide semiconductor film after removal of a conductive film which was formed over the oxide semiconductor film will be described.
-
FIG. 22 shows measurement results of sheet resistance values of samples each fabricated as follows with respect to a depth to which an IGZO film was etched: the IGZO film was formed by a sputtering method, a tungsten film or a titanium nitride film was stacked over the IGZO film by a sputtering method, and then the tungsten film or the titanium nitride film was removed. For comparison, a sample in which a conductive film was not formed over the IGZO film was also fabricated. Note that the IGZO film was formed by a DC sputtering method with a sputtering target containing In, Ga, and Zn at an atomic ratio of 1:1:1 and a deposition gas containing Ar and O2 (18O) at a flow rate ratio of 2:1. The tungsten film was formed by a DC sputtering method with a tungsten sputtering target and a 100 percent Ar gas used as a deposition gas. The titanium nitride film was formed by a reactive sputtering method (a DC sputtering method) with a titanium sputtering target and a 100 percent N2 gas used as a deposition gas. The tungsten film and the titanium nitride film were etched using hydrogen peroxide water. The IGZO film was etched using a mixed solution of hydrogen peroxide water and ammonia. The remaining thickness of the IGZO film after the etching was measured using spectroscopic ellipsometry before and after the etching to obtain the depth to which the IGZO film was etched. - In the sample in which the tungsten film was formed over the IGZO film, the resistance of a region of the IGZO film, which was formed to a depth of about 5 nm from the surface of the IGZO film, was reduced as shown in
FIG. 22 . This suggests that a low-resistant mixed layer of IGZO and tungsten is formed in a region of the IGZO film, which is close to the surface thereof, and that an n-type region is formed due to oxygen vacancies which exist in the above region by transfer of oxygen of the IGZO film to the tungsten film, for example. - On the other hand, in the sample in which the titanium nitride film was formed over the IGZO film and the sample in which a conductive film was not formed over the IGZO film, the resistance of each of the IGZO films was not reduced. This suggests that elements of titanium nitride are not easily transferred to the IGZO film and that oxygen of the IGZO film is not easily transferred to the titanium nitride film, for example.
-
FIG. 23A shows measurement results of sheet resistance values of samples each fabricated as follows with respect to a depth to which an IGZO film was etched: the IGZO film was formed by a sputtering method, a tungsten film or a titanium nitride film was stacked over the IGZO film by a sputtering method, heat treatment was performed, and then the tungsten film or the titanium nitride film was removed. For comparison, a sample in which a conductive film was not formed over the IGZO film was also fabricated. Note that the formation of the IGZO film, and the tungsten film or the titanium nitride film and the removal of the tungsten film or the titanium nitride film were performed in manners similar to those of the above. The heat treatment was performed at 400° C. under a N2 atmosphere for one hour. - As shown in
FIG. 23A , in any of the samples, the resistance of the IGZO film was reduced. Here, in the sample in which the tungsten film was formed over the IGZO film, the resistance of the IGZO film was most reduced in the region close to the surface thereof and reduced up to the greatest depth. This suggests that the tungsten film takes oxygen of the IGZO film thereinto most easily. Further, the behavior of the sample in which the titanium nitride film was formed over the IGZO film was similar to that of the sample in which a conductive film was not formed over the IGZO film. In other words, in the sample in which the tungsten film was formed over the IGZO film, the resistance of the IGZO film was reduced by transfer of oxygen of the IGZO film to the tungsten film, whereas in the sample in which the titanium nitride film was formed over the IGZO film, oxygen released from the IGZO film was transmitted through the titanium nitride film and released to the upper side. This result well accords with the SIMS analysis results shown in Example 1. -
FIG. 23B shows measurement results of sheet resistance values of samples each fabricated as follows with respect to a depth to which an IGZO film was etched: a silicon oxide film was formed by a sputtering method, the IGZO film was formed over the silicon oxide film by a sputtering method, a tungsten film or a titanium nitride film was stacked over the IGZO film by a sputtering method, heat treatment was performed, and then the tungsten film or the titanium nitride film was removed. For comparison, a sample in which a conductive film was not formed over the IGZO film was also fabricated. The silicon oxide film was formed by a reactive sputtering method (a DC sputtering method) with a silicon sputtering target and a 100 percent O2 gas used as a deposition gas. Note that the formation of the IGZO film, and the tungsten film or the titanium nitride film and the removal of the tungsten film or the titanium nitride film were performed in manners similar to those of the above. The heat treatment was performed at 400° C. under a N2 atmosphere for one hour. - As shown in
FIG. 23B , a region of the IGZO film, whose resistance was reduced, had a smaller thickness in a thickness direction than that obtained from the results shown inFIG. 23A . This suggests that oxygen was supplied from the silicon oxide film to the IGZO film by the heat treatment and oxygen vacancies in the IGZO film were reduced; accordingly, the resistance of the IGZO film was increased. With the use of a film which is capable of releasing oxygen and provided below the IGZO film in this manner, the thickness of a region of the IGZO film, whose resistance is reduced, can be controlled. - As described above, there were the following findings. A conductive film such as a tungsten film, which easily takes oxygen thereinto, is formed in contact with an IGZO film, so that the resistance of a region of the IGZO film, which is in contact with and close to the conductive film, can be reduced. Moreover, the region of the IGZO film, whose resistance is reduced, can be increased in a depth direction by heat treatment. Further, a film capable of releasing oxygen is formed close to the IGZO film, whereby the thickness of the region whose resistance is reduced can be controlled.
- Note that this example can be combined as appropriate with any of embodiments or the other example in this specification.
- This application is based on Japanese Patent Application serial No. 2012-230360 filed with the Japan Patent Office on Oct. 17, 2012, the entire contents of which are hereby incorporated by reference.
Claims (16)
1. (canceled)
2. A semiconductor device comprising:
an oxide semiconductor layer over a substrate;
an electrode layer over and in contact with the oxide semiconductor layer, the electrode layer comprising titanium nitride;
a gate insulating film over the oxide semiconductor layer and the electrode layer; and
a gate electrode layer over the gate insulating film, the gate electrode layer overlapping the oxide semiconductor layer.
3. The semiconductor device according to claim 2 , further comprising a protective insulating film over the gate electrode layer,
wherein the protective insulating film comprises silicon nitride.
4. The semiconductor device according to claim 2 ,
wherein the oxide semiconductor layer comprises a crystal, and
wherein a c-axis of the crystal is parallel to a normal vector of a surface of the oxide semiconductor layer.
5. A semiconductor device comprising:
an oxide semiconductor layer over a substrate;
a first electrode layer over and in contact with the oxide semiconductor layer;
a second electrode layer over the first electrode layer, the second electrode layer comprising titanium nitride;
a gate insulating film over the oxide semiconductor layer and the second electrode layer; and
a gate electrode layer over the gate insulating film, the gate electrode layer overlapping the oxide semiconductor layer,
wherein the second electrode layer is in contact with a side surface of the first electrode layer and a top surface of the oxide semiconductor layer.
6. The semiconductor device according to claim 5 , wherein the first electrode layer comprises at least one selected from Al, Cr, Cu, Ta, Ti, Mo, and W.
7. The semiconductor device according to claim 5 , wherein an end portion of the first electrode layer has a step.
8. The semiconductor device according to claim 5 , further comprising a protective insulating film over the gate electrode layer,
wherein the protective insulating film comprises silicon nitride.
9. The semiconductor device according to claim 5 ,
wherein the oxide semiconductor layer comprises a crystal, and
wherein a c-axis of the crystal is parallel to a normal vector of a surface of the oxide semiconductor layer.
10. A semiconductor device comprising:
an oxide insulating film over a substrate;
an oxide semiconductor layer over the oxide insulating film;
a first electrode layer over and in contact with the oxide semiconductor layer;
a second electrode layer over the first electrode layer, the second electrode layer comprising titanium nitride;
a gate insulating film over the oxide semiconductor layer and the second electrode layer; and
a gate electrode layer over the gate insulating film, the gate electrode layer overlapping the oxide semiconductor layer,
wherein the second electrode layer is in contact with a side surface of the first electrode layer, a top surface of the oxide semiconductor layer and a top surface of the oxide insulating film.
11. The semiconductor device according to claim 10 , wherein the first electrode layer comprises at least one selected from Al, Cr, Cu, Ta, Ti, Mo, and W.
12. The semiconductor device according to claim 10 , wherein an end portion of the first electrode layer has a step.
13. The semiconductor device according to claim 10 , further comprising a protective insulating film over the gate electrode layer,
wherein the protective insulating film comprises silicon nitride.
14. The semiconductor device according to claim 10 ,
wherein the oxide semiconductor layer comprises a crystal, and
wherein a c-axis of the crystal is parallel to a normal vector of a surface of the oxide semiconductor layer.
15. The semiconductor device according to claim 10 , wherein the gate insulating film is in contact with a side surface of the second electrode layer, the top surface of the oxide semiconductor layer and the top surface of the oxide insulating film.
16. The semiconductor device according to claim 10 , wherein the first electrode layer is in contact with the top surface of the oxide insulating film.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/137,621 US20160240690A1 (en) | 2012-10-17 | 2016-04-25 | Semiconductor device |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2012-230360 | 2012-10-17 | ||
JP2012230360A JP2014082388A (en) | 2012-10-17 | 2012-10-17 | Semiconductor device |
US14/054,082 US9330909B2 (en) | 2012-10-17 | 2013-10-15 | Semiconductor device |
US15/137,621 US20160240690A1 (en) | 2012-10-17 | 2016-04-25 | Semiconductor device |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/054,082 Continuation US9330909B2 (en) | 2012-10-17 | 2013-10-15 | Semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
US20160240690A1 true US20160240690A1 (en) | 2016-08-18 |
Family
ID=50474585
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/054,082 Active US9330909B2 (en) | 2012-10-17 | 2013-10-15 | Semiconductor device |
US15/137,621 Abandoned US20160240690A1 (en) | 2012-10-17 | 2016-04-25 | Semiconductor device |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/054,082 Active US9330909B2 (en) | 2012-10-17 | 2013-10-15 | Semiconductor device |
Country Status (5)
Country | Link |
---|---|
US (2) | US9330909B2 (en) |
JP (1) | JP2014082388A (en) |
KR (1) | KR102190306B1 (en) |
CN (1) | CN103779422B (en) |
TW (1) | TWI615974B (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20160380105A1 (en) * | 2015-06-23 | 2016-12-29 | Boe Technology Group Co., Ltd. | Oxide thin film transistor and method for manufacturing the same, array substrate and method for manufacturing the same, and display device |
US11167375B2 (en) | 2018-08-10 | 2021-11-09 | The Research Foundation For The State University Of New York | Additive manufacturing processes and additively manufactured products |
Families Citing this family (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6021586B2 (en) | 2012-10-17 | 2016-11-09 | 株式会社半導体エネルギー研究所 | Semiconductor device |
JP6059501B2 (en) | 2012-10-17 | 2017-01-11 | 株式会社半導体エネルギー研究所 | Method for manufacturing semiconductor device |
JP5951442B2 (en) | 2012-10-17 | 2016-07-13 | 株式会社半導体エネルギー研究所 | Semiconductor device |
JP6204145B2 (en) | 2012-10-23 | 2017-09-27 | 株式会社半導体エネルギー研究所 | Semiconductor device |
WO2014065343A1 (en) | 2012-10-24 | 2014-05-01 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
TWI614813B (en) | 2013-01-21 | 2018-02-11 | 半導體能源研究所股份有限公司 | Method for manufacturing semiconductor device |
JP6376788B2 (en) | 2013-03-26 | 2018-08-22 | 株式会社半導体エネルギー研究所 | Semiconductor device and manufacturing method thereof |
KR102232133B1 (en) | 2013-08-22 | 2021-03-24 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Semiconductor device |
JP6440457B2 (en) | 2013-11-07 | 2018-12-19 | 株式会社半導体エネルギー研究所 | Semiconductor device |
TWI669761B (en) | 2014-05-30 | 2019-08-21 | 日商半導體能源研究所股份有限公司 | Semiconductor device and display device including the same |
WO2016009310A1 (en) | 2014-07-15 | 2016-01-21 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device, manufacturing method thereof, and display device including the semiconductor device |
CN104143575A (en) * | 2014-07-25 | 2014-11-12 | 京东方科技集团股份有限公司 | Thin film transistor, array substrate and display device |
JP6676316B2 (en) | 2014-09-12 | 2020-04-08 | 株式会社半導体エネルギー研究所 | Method for manufacturing semiconductor device |
US9722091B2 (en) | 2014-09-12 | 2017-08-01 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductor device |
US9704704B2 (en) | 2014-10-28 | 2017-07-11 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and display device including the same |
US9954112B2 (en) * | 2015-01-26 | 2018-04-24 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US9818880B2 (en) | 2015-02-12 | 2017-11-14 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and display device including the semiconductor device |
CN107710392B (en) * | 2015-04-13 | 2021-09-03 | 株式会社半导体能源研究所 | Semiconductor device and method for manufacturing the same |
US10170569B2 (en) | 2016-02-22 | 2019-01-01 | Applied Materials, Inc. | Thin film transistor fabrication utlizing an interface layer on a metal electrode layer |
US10211064B2 (en) | 2016-06-08 | 2019-02-19 | International Business Machines Corporation | Multi time programmable memories using local implantation in high-K/ metal gate technologies |
CN106935660B (en) * | 2017-05-12 | 2019-10-18 | 京东方科技集团股份有限公司 | Thin film transistor and its manufacturing method, array substrate and display device |
JP2020167188A (en) * | 2019-03-28 | 2020-10-08 | 株式会社ジャパンディスプレイ | Display device and manufacturing method thereof |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110133177A1 (en) * | 2009-12-04 | 2011-06-09 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor Element, Semiconductor Device, And Method For Manufacturing The Same |
US20110151618A1 (en) * | 2009-12-18 | 2011-06-23 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US20110284844A1 (en) * | 2010-05-21 | 2011-11-24 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
Family Cites Families (132)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60198861A (en) | 1984-03-23 | 1985-10-08 | Fujitsu Ltd | Thin film transistor |
JPH0244256B2 (en) | 1987-01-28 | 1990-10-03 | Kagaku Gijutsucho Mukizaishitsu Kenkyushocho | INGAZN2O5DESHIMESARERUROTSUHOSHOKEINOSOJOKOZOOJUSURUKAGOBUTSUOYOBISONOSEIZOHO |
JPH0244260B2 (en) | 1987-02-24 | 1990-10-03 | Kagaku Gijutsucho Mukizaishitsu Kenkyushocho | INGAZN5O8DESHIMESARERUROTSUHOSHOKEINOSOJOKOZOOJUSURUKAGOBUTSUOYOBISONOSEIZOHO |
JPS63210023A (en) | 1987-02-24 | 1988-08-31 | Natl Inst For Res In Inorg Mater | Compound having laminar structure of hexagonal crystal system expressed by ingazn4o7 and its production |
JPH0244258B2 (en) | 1987-02-24 | 1990-10-03 | Kagaku Gijutsucho Mukizaishitsu Kenkyushocho | INGAZN3O6DESHIMESARERUROTSUHOSHOKEINOSOJOKOZOOJUSURUKAGOBUTSUOYOBISONOSEIZOHO |
JPH0244262B2 (en) | 1987-02-27 | 1990-10-03 | Kagaku Gijutsucho Mukizaishitsu Kenkyushocho | INGAZN6O9DESHIMESARERUROTSUHOSHOKEINOSOJOKOZOOJUSURUKAGOBUTSUOYOBISONOSEIZOHO |
JPH0244263B2 (en) | 1987-04-22 | 1990-10-03 | Kagaku Gijutsucho Mukizaishitsu Kenkyushocho | INGAZN7O10DESHIMESARERUROTSUHOSHOKEINOSOJOKOZOOJUSURUKAGOBUTSUOYOBISONOSEIZOHO |
JPH05251705A (en) | 1992-03-04 | 1993-09-28 | Fuji Xerox Co Ltd | Thin-film transistor |
JP3479375B2 (en) | 1995-03-27 | 2003-12-15 | 科学技術振興事業団 | Metal oxide semiconductor device in which a pn junction is formed with a thin film transistor made of a metal oxide semiconductor such as cuprous oxide, and methods for manufacturing the same |
WO1997006554A2 (en) | 1995-08-03 | 1997-02-20 | Philips Electronics N.V. | Semiconductor device provided with transparent switching element |
JP3625598B2 (en) | 1995-12-30 | 2005-03-02 | 三星電子株式会社 | Manufacturing method of liquid crystal display device |
JP4170454B2 (en) | 1998-07-24 | 2008-10-22 | Hoya株式会社 | Article having transparent conductive oxide thin film and method for producing the same |
JP2000150861A (en) | 1998-11-16 | 2000-05-30 | Tdk Corp | Oxide thin film |
JP3276930B2 (en) | 1998-11-17 | 2002-04-22 | 科学技術振興事業団 | Transistor and semiconductor device |
TW460731B (en) | 1999-09-03 | 2001-10-21 | Ind Tech Res Inst | Electrode structure and production method of wide viewing angle LCD |
JP4089858B2 (en) | 2000-09-01 | 2008-05-28 | 国立大学法人東北大学 | Semiconductor device |
KR20020038482A (en) | 2000-11-15 | 2002-05-23 | 모리시타 요이찌 | Thin film transistor array, method for producing the same, and display panel using the same |
JP3997731B2 (en) | 2001-03-19 | 2007-10-24 | 富士ゼロックス株式会社 | Method for forming a crystalline semiconductor thin film on a substrate |
JP2002289859A (en) | 2001-03-23 | 2002-10-04 | Minolta Co Ltd | Thin-film transistor |
JP3925839B2 (en) | 2001-09-10 | 2007-06-06 | シャープ株式会社 | Semiconductor memory device and test method thereof |
JP4090716B2 (en) | 2001-09-10 | 2008-05-28 | 雅司 川崎 | Thin film transistor and matrix display device |
WO2003040441A1 (en) | 2001-11-05 | 2003-05-15 | Japan Science And Technology Agency | Natural superlattice homologous single crystal thin film, method for preparation thereof, and device using said single crystal thin film |
JP4164562B2 (en) | 2002-09-11 | 2008-10-15 | 独立行政法人科学技術振興機構 | Transparent thin film field effect transistor using homologous thin film as active layer |
JP4083486B2 (en) | 2002-02-21 | 2008-04-30 | 独立行政法人科学技術振興機構 | Method for producing LnCuO (S, Se, Te) single crystal thin film |
US7049190B2 (en) | 2002-03-15 | 2006-05-23 | Sanyo Electric Co., Ltd. | Method for forming ZnO film, method for forming ZnO semiconductor layer, method for fabricating semiconductor device, and semiconductor device |
JP3933591B2 (en) | 2002-03-26 | 2007-06-20 | 淳二 城戸 | Organic electroluminescent device |
JP4627971B2 (en) * | 2002-05-17 | 2011-02-09 | 株式会社半導体エネルギー研究所 | Method for manufacturing semiconductor device |
US7339187B2 (en) | 2002-05-21 | 2008-03-04 | State Of Oregon Acting By And Through The Oregon State Board Of Higher Education On Behalf Of Oregon State University | Transistor structures |
JP2004022625A (en) | 2002-06-13 | 2004-01-22 | Murata Mfg Co Ltd | Manufacturing method of semiconductor device and its manufacturing method |
US7105868B2 (en) | 2002-06-24 | 2006-09-12 | Cermet, Inc. | High-electron mobility transistor with zinc oxide |
US7067843B2 (en) | 2002-10-11 | 2006-06-27 | E. I. Du Pont De Nemours And Company | Transparent oxide semiconductor thin film transistors |
JP4166105B2 (en) | 2003-03-06 | 2008-10-15 | シャープ株式会社 | Semiconductor device and manufacturing method thereof |
JP2004273732A (en) | 2003-03-07 | 2004-09-30 | Sharp Corp | Active matrix substrate and its producing process |
JP4108633B2 (en) | 2003-06-20 | 2008-06-25 | シャープ株式会社 | THIN FILM TRANSISTOR, MANUFACTURING METHOD THEREOF, AND ELECTRONIC DEVICE |
US7262463B2 (en) | 2003-07-25 | 2007-08-28 | Hewlett-Packard Development Company, L.P. | Transistor including a deposited channel region having a doped portion |
US7282782B2 (en) | 2004-03-12 | 2007-10-16 | Hewlett-Packard Development Company, L.P. | Combined binary oxide semiconductor device |
US7145174B2 (en) | 2004-03-12 | 2006-12-05 | Hewlett-Packard Development Company, Lp. | Semiconductor device |
KR101078509B1 (en) | 2004-03-12 | 2011-10-31 | 도꾸리쯔교세이호징 가가꾸 기쥬쯔 신꼬 기꼬 | Method of manufacturing thin film transistor |
US7297977B2 (en) | 2004-03-12 | 2007-11-20 | Hewlett-Packard Development Company, L.P. | Semiconductor device |
US7211825B2 (en) | 2004-06-14 | 2007-05-01 | Yi-Chi Shih | Indium oxide-based thin film transistors and circuits |
JP2006100760A (en) | 2004-09-02 | 2006-04-13 | Casio Comput Co Ltd | Thin-film transistor and its manufacturing method |
US7285501B2 (en) | 2004-09-17 | 2007-10-23 | Hewlett-Packard Development Company, L.P. | Method of forming a solution processed device |
US7298084B2 (en) | 2004-11-02 | 2007-11-20 | 3M Innovative Properties Company | Methods and displays utilizing integrated zinc oxide row and column drivers in conjunction with organic light emitting diodes |
US7863611B2 (en) | 2004-11-10 | 2011-01-04 | Canon Kabushiki Kaisha | Integrated circuits utilizing amorphous oxides |
WO2006051994A2 (en) | 2004-11-10 | 2006-05-18 | Canon Kabushiki Kaisha | Light-emitting device |
US7829444B2 (en) | 2004-11-10 | 2010-11-09 | Canon Kabushiki Kaisha | Field effect transistor manufacturing method |
JP5126729B2 (en) | 2004-11-10 | 2013-01-23 | キヤノン株式会社 | Image display device |
CA2585071A1 (en) | 2004-11-10 | 2006-05-18 | Canon Kabushiki Kaisha | Field effect transistor employing an amorphous oxide |
US7453065B2 (en) | 2004-11-10 | 2008-11-18 | Canon Kabushiki Kaisha | Sensor and image pickup device |
US7791072B2 (en) | 2004-11-10 | 2010-09-07 | Canon Kabushiki Kaisha | Display |
CN102938420B (en) | 2004-11-10 | 2015-12-02 | 佳能株式会社 | Amorphous oxide and field-effect transistor |
US7579224B2 (en) | 2005-01-21 | 2009-08-25 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing a thin film semiconductor device |
TWI569441B (en) | 2005-01-28 | 2017-02-01 | 半導體能源研究所股份有限公司 | Semiconductor device, electronic device, and method of manufacturing semiconductor device |
TWI472037B (en) | 2005-01-28 | 2015-02-01 | Semiconductor Energy Lab | Semiconductor device, electronic device, and method of manufacturing semiconductor device |
US7858451B2 (en) | 2005-02-03 | 2010-12-28 | Semiconductor Energy Laboratory Co., Ltd. | Electronic device, semiconductor device and manufacturing method thereof |
US7948171B2 (en) | 2005-02-18 | 2011-05-24 | Semiconductor Energy Laboratory Co., Ltd. | Light emitting device |
US20060197092A1 (en) | 2005-03-03 | 2006-09-07 | Randy Hoffman | System and method for forming conductive material on a substrate |
US8681077B2 (en) | 2005-03-18 | 2014-03-25 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device, and display device, driving method and electronic apparatus thereof |
WO2006105077A2 (en) | 2005-03-28 | 2006-10-05 | Massachusetts Institute Of Technology | Low voltage thin film transistor with high-k dielectric material |
US7645478B2 (en) | 2005-03-31 | 2010-01-12 | 3M Innovative Properties Company | Methods of making displays |
US8300031B2 (en) | 2005-04-20 | 2012-10-30 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device comprising transistor having gate and drain connected through a current-voltage conversion element |
JP2006344849A (en) | 2005-06-10 | 2006-12-21 | Casio Comput Co Ltd | Thin film transistor |
US7402506B2 (en) | 2005-06-16 | 2008-07-22 | Eastman Kodak Company | Methods of making thin film transistors comprising zinc-oxide-based semiconductor materials and transistors made thereby |
US7691666B2 (en) | 2005-06-16 | 2010-04-06 | Eastman Kodak Company | Methods of making thin film transistors comprising zinc-oxide-based semiconductor materials and transistors made thereby |
US7507618B2 (en) | 2005-06-27 | 2009-03-24 | 3M Innovative Properties Company | Method for making electronic devices using metal oxide nanoparticles |
KR100711890B1 (en) | 2005-07-28 | 2007-04-25 | 삼성에스디아이 주식회사 | Organic Light Emitting Display and Fabrication Method for the same |
JP2007059128A (en) | 2005-08-23 | 2007-03-08 | Canon Inc | Organic electroluminescent display device and manufacturing method thereof |
JP2007073558A (en) | 2005-09-02 | 2007-03-22 | Kochi Prefecture Sangyo Shinko Center | Method of manufacturing thin-film transistor |
JP4958253B2 (en) | 2005-09-02 | 2012-06-20 | 財団法人高知県産業振興センター | Thin film transistor |
JP5116225B2 (en) | 2005-09-06 | 2013-01-09 | キヤノン株式会社 | Manufacturing method of oxide semiconductor device |
JP4850457B2 (en) | 2005-09-06 | 2012-01-11 | キヤノン株式会社 | Thin film transistor and thin film diode |
JP4280736B2 (en) | 2005-09-06 | 2009-06-17 | キヤノン株式会社 | Semiconductor element |
JP2007073705A (en) | 2005-09-06 | 2007-03-22 | Canon Inc | Oxide-semiconductor channel film transistor and its method of manufacturing same |
EP1995787A3 (en) | 2005-09-29 | 2012-01-18 | Semiconductor Energy Laboratory Co, Ltd. | Semiconductor device having oxide semiconductor layer and manufacturing method therof |
JP5078246B2 (en) * | 2005-09-29 | 2012-11-21 | 株式会社半導体エネルギー研究所 | Semiconductor device and manufacturing method of semiconductor device |
KR100667087B1 (en) * | 2005-09-30 | 2007-01-11 | 삼성에스디아이 주식회사 | Thin film transistor and fabricating method of the same |
JP5427340B2 (en) * | 2005-10-14 | 2014-02-26 | 株式会社半導体エネルギー研究所 | Semiconductor device |
JP5037808B2 (en) | 2005-10-20 | 2012-10-03 | キヤノン株式会社 | Field effect transistor using amorphous oxide, and display device using the transistor |
CN101707212B (en) | 2005-11-15 | 2012-07-11 | 株式会社半导体能源研究所 | Semiconductor device and method of manufacturing the |
TWI292281B (en) | 2005-12-29 | 2008-01-01 | Ind Tech Res Inst | Pixel structure of active organic light emitting diode and method of fabricating the same |
US7867636B2 (en) | 2006-01-11 | 2011-01-11 | Murata Manufacturing Co., Ltd. | Transparent conductive film and method for manufacturing the same |
JP4977478B2 (en) | 2006-01-21 | 2012-07-18 | 三星電子株式会社 | ZnO film and method of manufacturing TFT using the same |
JP5177954B2 (en) | 2006-01-30 | 2013-04-10 | キヤノン株式会社 | Field effect transistor |
US7576394B2 (en) | 2006-02-02 | 2009-08-18 | Kochi Industrial Promotion Center | Thin film transistor including low resistance conductive thin films and manufacturing method thereof |
US7977169B2 (en) | 2006-02-15 | 2011-07-12 | Kochi Industrial Promotion Center | Semiconductor device including active layer made of zinc oxide with controlled orientations and manufacturing method thereof |
JP5016831B2 (en) | 2006-03-17 | 2012-09-05 | キヤノン株式会社 | LIGHT EMITTING ELEMENT USING OXIDE SEMICONDUCTOR THIN FILM TRANSISTOR AND IMAGE DISPLAY DEVICE USING THE SAME |
KR20070101595A (en) | 2006-04-11 | 2007-10-17 | 삼성전자주식회사 | Zno thin film transistor |
US20070252928A1 (en) | 2006-04-28 | 2007-11-01 | Toppan Printing Co., Ltd. | Structure, transmission type liquid crystal display, reflection type display and manufacturing method thereof |
JP5028033B2 (en) | 2006-06-13 | 2012-09-19 | キヤノン株式会社 | Oxide semiconductor film dry etching method |
JP4999400B2 (en) | 2006-08-09 | 2012-08-15 | キヤノン株式会社 | Oxide semiconductor film dry etching method |
JP4609797B2 (en) * | 2006-08-09 | 2011-01-12 | Nec液晶テクノロジー株式会社 | Thin film device and manufacturing method thereof |
JP5128792B2 (en) | 2006-08-31 | 2013-01-23 | 財団法人高知県産業振興センター | Thin film transistor manufacturing method |
JP4332545B2 (en) | 2006-09-15 | 2009-09-16 | キヤノン株式会社 | Field effect transistor and manufacturing method thereof |
JP5164357B2 (en) | 2006-09-27 | 2013-03-21 | キヤノン株式会社 | Semiconductor device and manufacturing method of semiconductor device |
JP4274219B2 (en) | 2006-09-27 | 2009-06-03 | セイコーエプソン株式会社 | Electronic devices, organic electroluminescence devices, organic thin film semiconductor devices |
US7622371B2 (en) | 2006-10-10 | 2009-11-24 | Hewlett-Packard Development Company, L.P. | Fused nanocrystal thin film semiconductor and method |
US7772021B2 (en) | 2006-11-29 | 2010-08-10 | Samsung Electronics Co., Ltd. | Flat panel displays comprising a thin-film transistor having a semiconductive oxide in its channel and methods of fabricating the same for use in flat panel displays |
JP2008140684A (en) | 2006-12-04 | 2008-06-19 | Toppan Printing Co Ltd | Color el display, and its manufacturing method |
KR101303578B1 (en) | 2007-01-05 | 2013-09-09 | 삼성전자주식회사 | Etching method of thin film |
US8207063B2 (en) | 2007-01-26 | 2012-06-26 | Eastman Kodak Company | Process for atomic layer deposition |
KR100851215B1 (en) | 2007-03-14 | 2008-08-07 | 삼성에스디아이 주식회사 | Thin film transistor and organic light-emitting dislplay device having the thin film transistor |
US7795613B2 (en) | 2007-04-17 | 2010-09-14 | Toppan Printing Co., Ltd. | Structure with transistor |
KR101325053B1 (en) * | 2007-04-18 | 2013-11-05 | 삼성디스플레이 주식회사 | Thin film transistor substrate and manufacturing method thereof |
KR20080094300A (en) | 2007-04-19 | 2008-10-23 | 삼성전자주식회사 | Thin film transistor and method of manufacturing the same and flat panel display comprising the same |
KR101334181B1 (en) | 2007-04-20 | 2013-11-28 | 삼성전자주식회사 | Thin Film Transistor having selectively crystallized channel layer and method of manufacturing the same |
CN101663762B (en) | 2007-04-25 | 2011-09-21 | 佳能株式会社 | Oxynitride semiconductor |
KR101345376B1 (en) | 2007-05-29 | 2013-12-24 | 삼성전자주식회사 | Fabrication method of ZnO family Thin film transistor |
KR101270174B1 (en) | 2007-12-03 | 2013-05-31 | 삼성전자주식회사 | Method of manufacturing oxide semiconductor thin film transistor |
US8202365B2 (en) | 2007-12-17 | 2012-06-19 | Fujifilm Corporation | Process for producing oriented inorganic crystalline film, and semiconductor device using the oriented inorganic crystalline film |
JP2009224737A (en) | 2008-03-19 | 2009-10-01 | Fujifilm Corp | Insulating film formed of metal oxide mainly containing gallium oxide, and manufacturing method thereof |
KR100963027B1 (en) | 2008-06-30 | 2010-06-10 | 삼성모바일디스플레이주식회사 | Thin film transistor, method of manufacturing the thin film transistor and flat panel display device having the thin film transistor |
JP5501586B2 (en) | 2008-08-22 | 2014-05-21 | ルネサスエレクトロニクス株式会社 | Manufacturing method of semiconductor device |
JP5627071B2 (en) | 2008-09-01 | 2014-11-19 | 株式会社半導体エネルギー研究所 | Method for manufacturing semiconductor device |
JP2010062276A (en) | 2008-09-03 | 2010-03-18 | Brother Ind Ltd | Oxide thin-film transistor and method of manufacturing the same |
JP4623179B2 (en) | 2008-09-18 | 2011-02-02 | ソニー株式会社 | Thin film transistor and manufacturing method thereof |
JP5451280B2 (en) | 2008-10-09 | 2014-03-26 | キヤノン株式会社 | Wurtzite crystal growth substrate, manufacturing method thereof, and semiconductor device |
KR20110084523A (en) | 2008-11-07 | 2011-07-25 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Semiconductor device |
US8441007B2 (en) * | 2008-12-25 | 2013-05-14 | Semiconductor Energy Laboratory Co., Ltd. | Display device and manufacturing method thereof |
WO2011077966A1 (en) | 2009-12-25 | 2011-06-30 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing the same |
KR101993584B1 (en) * | 2010-01-22 | 2019-06-26 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Semiconductor device |
US8436403B2 (en) | 2010-02-05 | 2013-05-07 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device including transistor provided with sidewall and electronic appliance |
KR20130055607A (en) | 2010-04-23 | 2013-05-28 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Manufacturing method of semiconductor device |
DE112011101395B4 (en) | 2010-04-23 | 2014-10-16 | Semiconductor Energy Laboratory Co., Ltd. | Method for producing a semiconductor device |
KR101324760B1 (en) | 2010-04-23 | 2013-11-05 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Method for manufacturing semiconductor device |
KR20180054919A (en) | 2010-04-23 | 2018-05-24 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Method for manufacturing semiconductor device |
WO2011132548A1 (en) | 2010-04-23 | 2011-10-27 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
WO2011132591A1 (en) | 2010-04-23 | 2011-10-27 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductor device |
WO2012102314A1 (en) * | 2011-01-28 | 2012-08-02 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductor device and semiconductor device |
WO2013080900A1 (en) | 2011-12-02 | 2013-06-06 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing the same |
JP6021586B2 (en) | 2012-10-17 | 2016-11-09 | 株式会社半導体エネルギー研究所 | Semiconductor device |
JP5951442B2 (en) | 2012-10-17 | 2016-07-13 | 株式会社半導体エネルギー研究所 | Semiconductor device |
JP6059501B2 (en) | 2012-10-17 | 2017-01-11 | 株式会社半導体エネルギー研究所 | Method for manufacturing semiconductor device |
-
2012
- 2012-10-17 JP JP2012230360A patent/JP2014082388A/en not_active Withdrawn
-
2013
- 2013-10-08 TW TW102136357A patent/TWI615974B/en not_active IP Right Cessation
- 2013-10-14 KR KR1020130121919A patent/KR102190306B1/en active IP Right Grant
- 2013-10-15 US US14/054,082 patent/US9330909B2/en active Active
- 2013-10-17 CN CN201310486336.9A patent/CN103779422B/en not_active Expired - Fee Related
-
2016
- 2016-04-25 US US15/137,621 patent/US20160240690A1/en not_active Abandoned
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110133177A1 (en) * | 2009-12-04 | 2011-06-09 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor Element, Semiconductor Device, And Method For Manufacturing The Same |
US20110151618A1 (en) * | 2009-12-18 | 2011-06-23 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US20110284844A1 (en) * | 2010-05-21 | 2011-11-24 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20160380105A1 (en) * | 2015-06-23 | 2016-12-29 | Boe Technology Group Co., Ltd. | Oxide thin film transistor and method for manufacturing the same, array substrate and method for manufacturing the same, and display device |
US11167375B2 (en) | 2018-08-10 | 2021-11-09 | The Research Foundation For The State University Of New York | Additive manufacturing processes and additively manufactured products |
US11426818B2 (en) | 2018-08-10 | 2022-08-30 | The Research Foundation for the State University | Additive manufacturing processes and additively manufactured products |
Also Published As
Publication number | Publication date |
---|---|
CN103779422B (en) | 2018-05-08 |
KR102190306B1 (en) | 2020-12-11 |
JP2014082388A (en) | 2014-05-08 |
KR20140049476A (en) | 2014-04-25 |
CN103779422A (en) | 2014-05-07 |
US9330909B2 (en) | 2016-05-03 |
TW201419543A (en) | 2014-05-16 |
TWI615974B (en) | 2018-02-21 |
US20140103338A1 (en) | 2014-04-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9812467B2 (en) | Semiconductor device comprising an oxide semiconductor | |
US9330909B2 (en) | Semiconductor device | |
US9852904B2 (en) | Method for manufacturing semiconductor device | |
US9219161B2 (en) | Semiconductor device | |
US20230335646A1 (en) | Semiconductor device and method for manufacturing the same | |
US9991395B2 (en) | Semiconductor device and manufacturing method thereof | |
US10014413B2 (en) | Semiconductor device | |
US9190529B2 (en) | Thin film transistor having four different gate electrodes | |
US9076825B2 (en) | Semiconductor device and method for manufacturing the semiconductor device | |
US9276125B2 (en) | Semiconductor device and method for manufacturing the same | |
JP6345842B2 (en) | Semiconductor device | |
JP6293229B2 (en) | Semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |