US20050093565A1 - Fabrication method of semiconductor integrated circuit device - Google Patents
Fabrication method of semiconductor integrated circuit device Download PDFInfo
- Publication number
- US20050093565A1 US20050093565A1 US10/968,215 US96821504A US2005093565A1 US 20050093565 A1 US20050093565 A1 US 20050093565A1 US 96821504 A US96821504 A US 96821504A US 2005093565 A1 US2005093565 A1 US 2005093565A1
- Authority
- US
- United States
- Prior art keywords
- integrated circuit
- probe
- sheet
- semiconductor integrated
- interconnects
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/10—Measuring as part of the manufacturing process
- H01L22/14—Measuring as part of the manufacturing process for electrical parameters, e.g. resistance, deep-levels, CV, diffusions by electrical means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
- G01R1/02—General constructional details
- G01R1/06—Measuring leads; Measuring probes
- G01R1/067—Measuring probes
- G01R1/073—Multiple probes
- G01R1/07307—Multiple probes with individual probe elements, e.g. needles, cantilever beams or bump contacts, fixed in relation to each other, e.g. bed of nails fixture or probe card
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
- G01R1/02—General constructional details
- G01R1/06—Measuring leads; Measuring probes
- G01R1/067—Measuring probes
- G01R1/06711—Probe needles; Cantilever beams; "Bump" contacts; Replaceable probe pins
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
- G01R1/02—General constructional details
- G01R1/06—Measuring leads; Measuring probes
- G01R1/067—Measuring probes
- G01R1/06711—Probe needles; Cantilever beams; "Bump" contacts; Replaceable probe pins
- G01R1/06733—Geometry aspects
- G01R1/06744—Microprobes, i.e. having dimensions as IC details
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R3/00—Apparatus or processes specially adapted for the manufacture or maintenance of measuring instruments, e.g. of probe tips
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05553—Shape in top view being rectangular
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/0601—Structure
- H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4845—Details of ball bonds
- H01L2224/48451—Shape
- H01L2224/48453—Shape of the interface with the bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
Definitions
- the present invention relates in general to technology for the manufacture of a semiconductor integrated circuit device, and, more particularly, to a technique that is effective when applied to electrical testing of a semiconductor integrated circuit device having a plurality of electrode pads disposed at narrow pitches.
- a technology for providing a probe which is held by a support, for use in testing the electrical properties of a semiconductor wafer by bringing the probe into contact with a bump electrode of the semiconductor wafer.
- the probe is provided with a first contact terminal for applying a voltage to the bump electrode of the semiconductor wafer, a first insulating member encompassing the first contact terminal, a second contact terminal encompassing the first insulating member and used for detecting a voltage through the bump electrode, and a second insulating member interposed between the first and second contact terminals.
- Each of the first and second contact terminals has first and second terminal portions and first and second coil springs interposed between the first and second terminal portions, whereby a deviation of the probe from the bump electrode can be prevented even if the minimization of the bump electrode proceeds (for example, refer to Japanese Unexamined Patent Publication No. 2002-228682).
- a contactor is used for testing electrical properties of a wafer by bringing a plurality of solder balls formed over a semiconductor wafer into contact with a plurality of probes corresponding to them and transmitting/receiving signals with a tester side.
- Each probe is provided with, as a contact terminal, a cylindrical portion capable of making conduction-free contact with the solder ball at the outside of the center thereof, whereby the contacting of the probe with the solder ball does not cause damage at the center of the solder ball, and the reflow process of the solder ball can be omitted (for example, refer to Japanese Patent Laid-Open No. 2001-108706).
- Probe testing is one of the testing technologies used for testing semiconductor integrated circuit devices. It includes a function test for confirming whether a wafer functions to specification or not, or a test for judging whether the wafer is non-defective or defective by measuring its DC operating characteristics and AC operating characteristics.
- semiconductor integrated circuit devices have been discussed to perform many functions and a plurality of circuits tend to be integrated in one semiconductor chip (which will hereinafter simply be called a “chip”).
- a reduction in the manufacturing cost of semiconductor integrated circuit devices can be promoted by increasing the number of chips available from one wafer by miniaturizing the semiconductor elements and interconnects, while narrowing the area of the chip.
- test pads bonding pads
- these test pads are disposed at narrower pitches and the areas of the test pads are narrowed. With narrowing of the pitch of the test pads, it becomes difficult to locate probes so that they come into contact with the test pads when a prober having cantilever type probes is used for the probe testing.
- the probes are wiped on the surface of the test pads in order to tear a natural oxide film that has formed over the surface of each of the test pads to thereby bring the probe into electrical contact with the corresponding test pad.
- Wiping of the probes will not only break the natural oxide film formed over the surface of each test pad, but also forms a dent on the surface of the test pad.
- wiping of the probe on the surface of the test pad shaves off a portion of the test pad, and shavings thus generated adhere to the tip portion of the probe.
- the shavings adhere to the tip portion of the probe one after another by the repetition of probing, which finally disturbs the electrical connection between the probe and the test pad.
- the probe After probing is conducted a predetermined number of times, the probe should be cleaned by rubbing the tip portion of the probe with a certain cleaning sheet. The inevitable addition of this cleaning step prolongs the probe testing step, which also prolongs the fabrication time of the semiconductor integrated circuit device, resulting in a rise in the production cost of the semiconductor integrated circuit device.
- the present inventors therefore have investigated testing by using a prober, as illustrated in FIG. 79 , having a wiring substrate 102 equipped with cantilever type probes 101 , and by bringing the probes 101 into contact with bump electrodes over the main surface of a chip.
- FIG. 80 is a fragmentary enlarged plan view of a region A in FIG. 79 during probe testing
- FIG. 81 is a fragmentary cross-sectional view illustrating a substantial part of the cross-section taken along a line C-C of FIG. 80
- the extending direction of bump electrode 103 is almost the same as the extending direction of the probe 101 .
- the probe 101 therefore wipes in the extending direction (shown by an arrow in FIGS. 80 and 81 ) of the bump electrode 103 after contact with the bump electrode 103 (refer to FIGS. 82 and 83 ).
- FIG. 84 is a fragmentary enlarged plan view of a region B in FIG. 79 during the probe testing step
- FIG. 85 is a fragmentary enlarged cross-sectional view illustrating a substantial part of the cross-section taken along a line D-D in FIG. 84 .
- the extending direction of the bump electrode 103 intersects with the extending direction of the probe 101 .
- the probe 101 therefore wipes (overdrives) in the direction (shown by an arrow in FIGS. 84 and 85 ) intersecting with the extending direction of the bump electrode 103 after contact with the bump electrode 103 (refer to FIGS. 86 and 87 ). Therefore, there is a fear that, after the wiping of the probe 101 , the tip portion of the probe 101 deviates from the bump electrode 103 , and a short-circuit between the bump electrodes 103 is caused by the probe 101 .
- DFT Design For Testability
- BIST Built In Self Test
- DFT Design for Testability
- BIST Built In Self Test
- the test pad is disposed in an input/output region having neither elements nor interconnects formed therebelow.
- the size of each input/output region is also limited. The disposal of the power supply pads therefore makes it difficult to keep a region for the disposal of the above-described test pad that is used for DFT or BIST.
- An object of the present invention is to provide a technique for permitting electrical testing of a semiconductor integrated circuit device having test pads disposed at narrow pitches.
- Another object of the invention is to provide, upon testing of a semiconductor integrated circuit device, a technique that is capable of reducing damage to the test pads.
- a further object of the invention is to provide a technique that is capable of shortening the electrical testing step in the fabrication of a semiconductor integrated circuit device.
- a first area of an electrical contact surface between the tip portion of a first contact terminal, of the contact terminals, through which a relatively large current flows during electrical testing, and the first electrode is greater than a second area of an electrical contact surface between the tip portion of a second contact terminal, of the contact terminals, through which a relatively small current flows during electrical testing, and the first electrode.
- Item 1 A method of fabrication of a semiconductor integrated circuit device which comprises the steps of:
- Item 2 A method of fabrication of a semiconductor integrated circuit device, which comprises the steps of:
- Item 3 A method of fabrication of a semiconductor integrated circuit device according to Item 2, wherein:
- the plasma treatment is ashing or etching with a fluorine gas.
- Item 4 A method of fabrication of a semiconductor integrated circuit device according to Item 2, wherein:
- the washing treatment is an ultrasonic washing treatment.
- Item 5 A method of fabrication of a semiconductor integrated circuit device which comprises the steps of:
- Item 6 A method of fabrication of a semiconductor integrated circuit device according to Item 5 , wherein:
- Item 7 A method of fabrication of a semiconductor integrated circuit device according to Item 5, wherein:
- Item 8 A method of fabrication of a semiconductor integrated circuit device which comprises the steps of:
- Item 9 A method of fabrication of a semiconductor integrated circuit device according to Item 8 , wherein:
- Item 10 A method of fabrication of a semiconductor integrated circuit device which comprises the steps of:
- Item 11 A method of fabrication of a semiconductor integrated circuit device which comprises the steps of:
- Item 12 A method of fabrication of a semiconductor integrated circuit device according to Item 11 , wherein:
- Item 13 A method of fabrication of a semiconductor integrated circuit device according to Item 11 , wherein:
- Item 14 A method of fabrication of a semiconductor integrated circuit device which comprises the steps of:
- Item 15 A method of fabrication of a semiconductor integrated circuit device which comprises the steps of:
- the first electrode is a protruding electrode having gold as a main component and is rectangular, as seen in plan view, with long sides and short sides, said long sides extending toward the periphery of the semiconductor chip.
- Item 17 A method of fabrication of a semiconductor integrated circuit device according to claim 15 , wherein:
- the semiconductor integrated circuit device includes an LCD driver.
- Item 18 A method of fabrication of a semiconductor integrated circuit device according to claim 15 , wherein:
- the second interconnects have a plurality of interconnect layers.
- Item 19 A method of fabrication of a semiconductor integrated circuit device which comprises the steps of:
- Item 20 A method of fabrication of a semiconductor integrated circuit device according to claim 19 , wherein:
- Item 21 A method of fabrication of a semiconductor integrated circuit device according to claim 19 , wherein:
- the first metal film includes a first metal layer and a second metal layer
- Item 22 A method of fabrication of a semiconductor integrated circuit device according to Item 21, wherein:
- Item 23 A method of fabrication of a semiconductor integrated circuit device according to Item 22, wherein:
- Item 24 A method of fabrication of a semiconductor integrated circuit device which comprises the steps of:
- Item 25 A method of fabrication of a semiconductor integrated circuit device which comprises the steps of:
- Item 26 A method of fabrication of a semiconductor integrated circuit device according to claim 25 , wherein:
- Item 27 A method of fabrication of a semiconductor integrated circuit device according to claim 25 , wherein:
- the present invention makes it possible to carry out electrical testing (probe testing) of a semiconductor integrated circuit device having test pads disposed at narrow pitches.
- FIG. 2 is a cross-sectional view taken along a line A-A of FIG. 1 ;
- FIG. 3 is a plan view of a semiconductor chip which is subjected to probe testing with the probe card according to Embodiment 1 of the invention
- FIG. 4 is a perspective view of a pad formed over a semiconductor chip as illustrated in FIG. 3 ;
- FIG. 5 is a fragmentary cross-sectional view illustrating a method of connecting the semiconductor chip, as illustrated in FIG. 4 , to a liquid crystal panel;
- FIG. 6 is a fragmentary plan view of a thin film sheet constituting the probe card of Embodiment 1 of the invention.
- FIG. 7 is a cross-sectional view taken along a line B-B of FIG. 6 ;
- FIG. 8 is a cross-sectional view taken along a line C-C of FIG. 6 ;
- FIG. 9 is a fragmentary plan view of a thin film sheet constituting the probe card of Embodiment 1 of the invention.
- FIG. 10 is a fragmentary plan view of a thin film sheet constituting the probe card of Embodiment 1 of the invention.
- FIG. 11 is a fragmentary plan view of a thin film sheet constituting the probe card of Embodiment 1 of the invention.
- FIG. 12 is a cross-sectional view taken along a line D-D of FIG. 11 ;
- FIG. 13 is a cross-sectional view taken along a line E-E of FIG. 11 ;
- FIG. 14 is a fragmentary cross-sectional view illustrating a step in the manufacture of a thin film sheet constituting the probe card of Embodiment 1 of the invention.
- FIG. 15 is a fragmentary cross-sectional view of the thin film sheet in a manufacturing step following that of FIG. 14 ;
- FIG. 16 is a fragmentary cross-sectional view of the thin film sheet in a manufacturing step following that of FIG. 15 ;
- FIG. 17 is a fragmentary cross-sectional view of the thin film sheet in a manufacturing step following that of FIG. 16 ;
- FIG. 18 is a fragmentary cross-sectional view of the thin film sheet in a manufacturing step following that of FIG. 17 ;
- FIG. 19 is a fragmentary cross-sectional view of the thin film sheet in a manufacturing step following that of FIG. 18 ;
- FIG. 20 is a fragmentary cross-sectional view of the thin film sheet in a manufacturing step following that of FIG. 19 ;
- FIG. 21 is a fragmentary cross-sectional view of the thin film sheet in a manufacturing step following that of FIG. 20 ;
- FIG. 22 is a fragmentary cross-sectional view of the thin film sheet in a manufacturing step following that of FIG. 21 ;
- FIG. 23 is a fragmentary cross-sectional view of the thin film sheet in a manufacturing step following that of FIG. 22 ;
- FIG. 24 is a fragmentary cross-sectional view illustrating the contact between a probe of the thin film sheet constituting the probe card of Embodiment 1 of the invention and a pad of a semiconductor chip;
- FIG. 25 is a fragmentary cross-sectional view illustrating the contact between a probe of the thin film sheet constituting the probe card of Embodiment 1 of the invention and a pad of a semiconductor chip;
- FIG. 26 is a fragmentary plan view of a thin film sheet constituting the probe card of Embodiment 1 of the invention.
- FIG. 27 is a fragmentary cross-sectional view taken along a line F-F of FIG. 26 ;
- FIG. 28 is a fragmentary plan view of a thin film sheet constituting the probe card of Embodiment 1 of the invention.
- FIG. 29 is a fragmentary cross-sectional view taken along a line F-F of FIG. 28 ;
- FIG. 30 is a fragmentary plan view of a thin film sheet constituting the probe card of Embodiment 1 of the invention.
- FIG. 31 is a fragmentary cross-sectional view taken along a line F-F of FIG. 30 ;
- FIG. 32 is a fragmentary plan view of a thin film sheet constituting the probe card of Embodiment 1 of the invention.
- FIG. 33 is a fragmentary cross-sectional view taken along a line F-F of FIG. 32 ;
- FIG. 34 is a fragmentary plan view of a thin film sheet constituting the probe card of Embodiment 1 of the invention.
- FIG. 35 is a fragmentary cross-sectional view taken along a line F-F of FIG. 34 ;
- FIG. 36 is a fragmentary plan view of a thin film sheet constituting a probe card of Embodiment 2 of the invention.
- FIG. 37 is a fragmentary plan view of a thin film sheet constituting the probe card of Embodiment 2 of the invention.
- FIG. 38 is a fragmentary plan view of a thin film sheet constituting the probe card of Embodiment 2 of the invention.
- FIG. 39 is a fragmentary cross-sectional view taken along a line G-G of FIG. 38 ;
- FIG. 40 is a fragmentary cross-sectional view of a thin film sheet constituting a probe card of Embodiment 3 of the invention.
- FIG. 41 is a fragmentary cross-sectional view of a probe card of Embodiment 4 of the invention and a semiconductor chip to be subjected to probe testing using the probe card;
- FIG. 42 is a fragmentary cross-sectional view of the probe card of Embodiment 4 of the invention and a semiconductor chip to be subjected to probe testing using the probe card;
- FIG. 43 is a fragmentary cross-sectional view of the probe card of Embodiment 4 of the invention and a semiconductor chip to be subjected to probe testing using the probe card;
- FIG. 44 is a plan view of a semiconductor chip to be subjected to probe testing using a probe card having cantilever type probes;
- FIG. 45 is a plan view of a semiconductor chip to be subjected to probe testing using the probe card of Embodiment 4 of the invention.
- FIG. 46 is a plan view of a semiconductor chip to be subjected to probe testing using the probe card of Embodiment 4 of the invention.
- FIG. 47 is a fragmentary cross-sectional view illustrating a probe testing step performed by a probe card of Embodiment 5 of the invention.
- FIG. 48 is a fragmentary cross-sectional view of a semiconductor integrated circuit device during a manufacturing step following the probe testing step of FIG. 47 ;
- FIG. 49 is a fragmentary cross-sectional view of the semiconductor integrated circuit device during a manufacturing step following that of FIG. 48 ;
- FIG. 50 is a fragmentary cross-sectional view illustrating a probe testing step performed by the probe card of Embodiment 5 of the invention.
- FIG. 51 is a fragmentary cross-sectional view of the semiconductor integrated circuit device during a manufacturing step following the probe testing step of FIG. 50 ;
- FIG. 52 is a fragmentary cross-sectional view of the semiconductor integrated circuit device during a manufacturing step following that of FIG. 51 ;
- FIG. 53 is a fragmentary cross-sectional view of the semiconductor integrated circuit device during a manufacturing step following that of FIG. 52 ;
- FIG. 54 is a fragmentary enlarged cross-sectional view illustrating a substantial portion of FIG. 50 ;
- FIG. 55 is a fragmentary plan view illustrating a lower electrode after probe testing by the probe card of Embodiment 5 of the invention.
- FIG. 56 is a fragmentary cross-sectional view of the semiconductor integrated circuit device during a manufacturing step following the probe testing step of FIG. 54 ;
- FIG. 57 is a fragmentary cross-sectional view illustrating a probe testing step performed by a probe card of Embodiment 6 of the invention.
- FIG. 58 is a fragmentary plan view illustrating a pad after a probe testing step by the probe card of Embodiment 6 of the invention.
- FIG. 59 is a fragmentary cross-sectional view illustrating the semiconductor integrated circuit device during a manufacturing step following the probe testing step of FIG. 58 ;
- FIG. 60 is a fragmentary cross-sectional view illustrating a eutectic crystal surface between the wire ball and the pad in FIG. 59 ;
- FIG. 61 is a fragmentary cross-sectional view of a semiconductor integrated circuit device according to Embodiment 6 during a manufacturing step
- FIG. 62 is a fragmentary cross-sectional view of the semiconductor integrated circuit device during a manufacturing step following that of FIG. 61 ;
- FIG. 63 is a fragmentary cross-sectional view of the semiconductor integrated circuit device during a manufacturing step following that of FIG. 62 ;
- FIG. 64 is a fragmentary perspective view of the semiconductor integrated circuit device of Embodiment 6 of the invention during a manufacturing step
- FIG. 65 is a fragmentary perspective view of the semiconductor integrated circuit device during a manufacturing step following that of FIG. 64 ;
- FIG. 66 is a fragmentary perspective view of the semiconductor integrated circuit device during a manufacturing step following that of FIG. 65 ;
- FIG. 67 is a fragmentary perspective view of the semiconductor integrated circuit device during a manufacturing step following that of FIG. 66 ;
- FIG. 68 is a fragmentary cross-sectional view of a semiconductor integrated circuit device according to Embodiment 7 of the invention during its manufacturing step;
- FIG. 69 is a fragmentary cross-sectional view of the semiconductor integrated circuit device during a manufacturing step following that of FIG. 68 ;
- FIG. 70 is a fragmentary cross-sectional view of the semiconductor integrated circuit device during a manufacturing step following that of FIG. 69 ;
- FIG. 71 is a fragmentary cross-sectional view illustrating a probe testing step performed by a probe card of Embodiment 8 of the invention.
- FIG. 72 is a fragmentary cross-sectional view during a probe testing step following that of FIG. 71 ;
- FIG. 73 is a fragmentary cross-sectional view during a probe testing step following that of FIG. 72 ;
- FIG. 74 is a fragmentary plan view of a semiconductor chip to be subjected to a probe testing step by a probe card according to Embodiment 9 of the invention.
- FIG. 75 is a fragmentary plan view of a semiconductor chip to be subjected to a probe testing step by a probe card according to Embodiment 10 of the invention.
- FIG. 76 is a fragmentary plan view illustrating a bonding method, to a lead frame, of the semiconductor chip as illustrated in FIG. 75 ;
- FIG. 77 is a fragmentary plan view of a semiconductor chip to be subjected to a probe testing step by a probe card according to Embodiment 11 of the invention.
- FIG. 78 is a fragmentary plan view of a semiconductor chip to be subjected to a probe testing step by a probe card according to Embodiment 12 of the invention.
- FIG. 79 is a fragmentary plan view of a prober investigated by the present inventors.
- FIG. 80 is an enlarged fragmentary plan view of one region in FIG. 79 during a probe testing step
- FIG. 81 is a fragmentary cross-sectional view illustrating a substantial portion of the cross-section taken along a line C-C of FIG. 80 ;
- FIG. 82 is an enlarged fragmentary plan view of one region in FIG. 79 during a probe testing step following that of FIG. 80 ;
- FIG. 83 is a fragmentary cross-sectional view illustrating a substantial portion of the cross-section taken along a line C-C of FIG. 82 ;
- FIG. 84 is an enlarged fragmentary plan view of one region in FIG. 79 during a probe testing step
- FIG. 85 is a fragmentary cross-sectional view illustrating a substantial portion of the cross-section taken along a line D-D of FIG. 84 ;
- FIG. 86 is an enlarged fragmentary plan view of one region in FIG. 79 during a probe test step following that of FIG. 84 ;
- FIG. 87 is a fragmentary cross-sectional view illustrating a substantial portion of the cross-section taken along a line D-D of FIG. 86 ;
- FIG. 88 is a plan view of a semiconductor wafer having, formed thereover, semiconductor chip regions which are to be subjected to probe testing using the probe card of Embodiment 1 of the invention.
- wafer means a single crystal silicon substrate (usually having a substantially flat disk form), an SOI (Silicon On Insulator) substrate, a sapphire substrate, a glass substrate, or any other insulating, semi-insulating or semiconductor substrate, or a composite substrate thereof which is used for the fabrication of integrated circuits.
- SOI Silicon On Insulator
- sapphire substrate a glass substrate
- semiconductor integrated circuit device as used herein means not only those devices fabricated over a semiconductor or insulator substrate, such as a silicon wafer or sapphire substrate, but also those formed over other insulating substrates, such as glass substrates, e.g., TFT (Thin Film Transistor) and STN (Super-Twisted-Nematic) liquid crystals, unless otherwise specifically indicated.
- device surface means a main surface of a wafer over which device patterns corresponding to plural chip regions are to be formed by lithography.
- contact terminal means a silicon wafer integrally formed with interconnect layers and tip portions electrically connected thereto by employing a wafer process similar to that used for the fabrication of a semiconductor integrated circuit, that is, a patterning method using photolithography, CVD (Chemical Vapor Deposition), sputtering and etching in any combination.
- a wafer process similar to that used for the fabrication of a semiconductor integrated circuit, that is, a patterning method using photolithography, CVD (Chemical Vapor Deposition), sputtering and etching in any combination.
- thin film probe means a thin film which has, disposed thereover, contact terminals arranged to come in contact with a wafer to be tested, and interconnects which are led from the contact terminals and have an electrode for outside contact.
- the thickness of this thin film probe is about 10 ⁇ m to 100 ⁇ m.
- probe card means a structural body having a contact terminal to be brought into contact with a wafer to be tested and a multilayer wiring substrate
- semiconductor inspection apparatus means an inspection apparatus having a probe card and a sample holder on which a wafer to be tested is placed.
- probe testing means electrical testing, by using a prober, of a wafer whose wafer step has been completed, more specifically electrical testing of a semiconductor integrated circuit by pressing the tip portion of the contact terminal against an electrode formed over the main surface of a chip region.
- the circuit is judged as defective or non-defective based on the results of a function test for finding whether the product functions according to specification or not, or according to the results of the tests on DC operating characteristics and AC operating characteristics.
- the probe testing is discriminated from a selection test (final test) to be performed after the wafer is divided into chips (or after completion of the packaging).
- MISFET Metal Insulator Semiconductor Field Effect Transistor
- FIG. 1 is a fragmentary plan view of the lower surface of a probe card according to Embodiment 1
- FIG. 2 is a cross-sectional view taken along a line A-A of FIG. 1 .
- the probe card (first card) of Embodiment 1 is made of, for example, a multilayer wiring substrate 1 , a thin film sheet (thin film probe (first sheet)) 2 and a plunger (pressing mechanism) 3 .
- the thin film sheet 2 is fixed to the lower surface of the multilayer wiring substrate 1 by a presser ring 4 , and the plunger 3 is attached to the upper surface of the multilayer wiring substrate 1 .
- An opening portion 5 is located at the center of the multilayer wiring substrate 1 , and, in this opening portion 5 , the thin film sheet 2 and the plunger 3 are bonded via an adhesive ring 6 .
- a plurality of probes (contact terminals) 7 for example, having a pyramid form or trapezoidal pyramid form are provided.
- interconnects which are electrically connected to the respective probes 7 and extend from each probe 7 to the end portion of the thin film sheet 2 .
- receivers Over the lower surface of the multilayer wiring substrate 1 , there are a plurality of receivers (not illustrated) having an electrical contact with the end portions of the interconnects. The receivers are electrically connected, via an interconnect (first interconnect) formed in the multilayer wiring substrate 1 , to POGO seats 8 disposed over the upper surface of the multilayer wiring substrate 1 .
- These POGO seats 8 each has a function of receiving a pin for introducing signals from a tester to the probe card.
- the thin film sheet 2 is made of, for example, a thin film composed mainly of polyimide.
- the plunger 3 is able to press, from the upper surface (reverse surface) of the thin film sheet 2 in response to a pressing tool (pressing mechanism) 9 , the thin film sheet 2 in a region having the probes 7 formed therein in order to bring all the probes 7 into contact with the pad of a chip (semiconductor integrated circuit device).
- a certain pressure is applied to the pressing tool 9 by the elastic power of a spring 3 A disposed in the plunger 3 .
- 42 alloy is given as one example of the material of the pressing tool 9 .
- a probe card structured so that a plunger presses probes in order to bring all the probes into contact with the pad of a chip is described, for example, in Japanese Unexamined
- FIG. 88 is a plan view of a wafer WH partitioned into a plurality of chips (chip regions) 10 .
- the wafer WH partitioned into the chips 10 is subjected to probe testing using the probe card of Embodiment 1.
- FIG. 3 includes a plan view of the chip 10 and a partially enlarged view thereof.
- the chip 10 is made of, for example, a single crystal silicon substrate, and, over the main surface of the chip, an LCD driver circuit is formed.
- pads 11 and 12 which are electrically connected to the LCD driver circuit.
- the pads 11 arranged along the upper long side and both short sides of the chip 10 each serves as an output terminal
- pads 12 arranged along the lower long side of the chip 10 each serve as an input terminal.
- the number of the output terminals of the LCD driver is greater than that of the input terminals so that in order to widen the distance between two adjacent pads 11 as much as possible, the pads 11 are arranged in two rows along the upper long side and both short sides of the chip 10 ; and, besides, these two rows of the pads 11 on the upper long side and both short sides of the chip 10 are arranged alternately.
- the pitch LP between two adjacent pads 11 is about 45 ⁇ m.
- the pads 11 are each rectangular as seen in plan view.
- the length LA of the long side extending in a direction crossing (at right angles) with the outer circumference of the chip 10 is about 80 ⁇ m, while the length LB of the short side extending along the outer circumference of the chip 10 is about 30 ⁇ m.
- the pads 11 and 12 are bump electrodes (protruding electrodes) made of, for example, Au (gold) and they are formed over the input or output terminals (bonding pads) of the chip 10 by electroplating, electroless plating, deposition, sputtering or the like.
- FIG. 4 is a perspective view of the pad 11 .
- the pad 11 has a height LC of about 15 ⁇ m, and the pad 12 has a similar height.
- the chip 10 can be manufactured by forming LCD driver circuits (semiconductor integrated circuits) or input/output terminals (bonding pads) in a large number of partitioned chip regions over the main surface of the wafer in accordance with conventional semiconductor fabrication technology, forming the pads 11 over the input/output terminals by the above-described method, and dicing the wafer into respective chip regions.
- the probe testing is performed for each chip region prior to the dicing of the wafer.
- reference to the chip 10 will mean each chip region before the dicing of the wafer, unless otherwise specifically indicated.
- FIG. 5 is a fragmentary cross-sectional view illustrating a method of connection of the chip 10 to a liquid crystal panel.
- the liquid crystal panel has, for example, a glass substrate 16 having picture electrodes 14 and 15 formed over the main surface thereof, a liquid crystal layer 17 , and a glass substrate 18 disposed opposite to the glass substrate 16 via the liquid crystal layer 17 .
- the chip 10 can be connected to the liquid crystal panel by facedown bonding of the chip 10 so that the pads 11 and 12 are connected to the picture electrodes 14 and 15 over the glass substrate 16 of the liquid crystal panel, respectively.
- FIG. 6 is an enlarged fragmentary plan view illustrating a portion of a region over the lower surface of the thin film sheet 2 in which the probes 7 have been formed;
- FIG. 7 is a fragmentary cross-sectional view taken along a line B-B of FIG. 6 ; and
- FIG. 8 is a fragmentary cross-sectional view taken along a line C-C of FIG. 6 .
- Each of the probes 7 is a portion of the metal film 21 A or 21 B which has been patterned into a hexagonal planar shape in the thin film sheet 2 , and it is, of the metal film 21 A or 21 B, a portion which protrudes as a pyramid or trapezoidal pyramid form from the lower surface of the thin film sheet 2 .
- the probes 7 are disposed over the main surface of the thin film sheet 2 according to the positions of the pads 11 and 12 formed over the chip 10 .
- FIG. 6 illustrates the positions of the probes 7 corresponding to the pads 11 .
- probes 7 A correspond to the pads 11 of a row which is relatively near to the outer circumference of the chip 10 (this row will hereinafter be called “first row”) among the pads 11 arranged in two rows
- probes 7 B correspond to the pads 11 of the other row which is relatively far from the outer circumference of the chip 10 (which will hereinafter be called “second row”) among the pads 11 arranged in two rows.
- the distance between the nearest two probes 7 A and 7 b is defined as distance LX in the horizontal direction and distance LY in the vertical direction.
- the distance LX is 22.5 ⁇ m, half of the pitch LP of two adjacent pads 11 .
- the distance LY is about 100 ⁇ m.
- the metal films 21 A and 21 B are each formed, for example, by stacking a rhodium film and a nickel film one after another in order.
- a polyimide film 22 is formed over the metal films 21 A and 21 B, and, over the polyimide film 22 , an interconnect (second interconnect) 23 is connected to each metal film 21 .
- the interconnect 23 is in contact with the metal films 21 A and 21 B at the bottom of a through-hole 24 formed in the polyimide film 23 .
- a polyimide film 25 is formed over the polyimide film 22 and interconnect 23 .
- the metal films 21 A and 21 B partially become the probes 7 A and 7 B formed in the pyramid or trapezoidal pyramid form, and in the polyimide film 22 , the through-hole 24 reaching each of the metal films 21 A and 21 B is formed. If a plane pattern of the metal film 21 A having the probe 7 A formed therein and the through-hole 24 , and a plane pattern of the metal film 21 B having the probe 7 B formed therein and the through-hole 24 are disposed in the same direction, there is a fear that, owing to the inevitable contact between the adjacent metal film 21 A and metal film 21 B, an input/output available from the probe 7 A and that from 7 B would not be independent of each other.
- this Embodiment 1 as illustrated in FIG.
- the plane pattern of the metal film 21 B having the probe 7 B formed therein and the through-hole 24 is obtained by turning by 180 degrees the plane pattern of the metal film 21 A having the probe 7 A formed therein and the through-hole 24 .
- the forward tapered portions, as a planar shape, of the metal film 21 A and metal film 21 B are arranged on a horizontal line on the paper.
- the pads 11 are disposed at narrow pitches (refer to FIG. 3 )
- the probes 7 A and 7 B can be disposed at their corresponding positions.
- Embodiment 1 the chip having pads 11 arranged in two rows was described based on FIG. 3 .
- a thin film sheet 2 as illustrated in FIG. 9 , in which the width portions of the metal films 21 A have been arranged on a horizontal line on the paper, can be used.
- the chip has a greater number of the pads 11 , they are sometimes arranged in at least 3 rows.
- FIG. 10 is a fragmentary plan view of a thin film sheet 2 suited for the pads 11 arranged in three rows
- FIG. 11 is a fragmentary plan view of a thin film sheet 2 suited for the pads 11 arranged in four rows.
- the metal films 21 A and 2 a B there is a fear that contact between the metal films, including the metal films 21 A and 2 a B, might occur.
- FIGS. 10 and 11 by using, as metal films 21 A, 21 B, 21 C and 21 D, those obtained by turning by 45 degrees the plane pattern of the metal film 21 A of FIG. 6 , such inconveniences as mutual contacts among metal films 21 A, 21 B, 21 C and 21 D can be prevented.
- the plane pattern of the metal film 21 A illustrated in FIG. 6 is turned by 45 degrees. It is needless to say that the angle of the plane pattern to be turned is not limited to 45 degrees, but it may be another angle if mutual contact among films 21 A, 21 B, 21 C and 21 D can be avoided.
- the metal film 21 C has a probe 7 C corresponding to the pad 11 which is disposed at an inner position within the chip 10 relative to the pad 11 to which the probe 7 B corresponds, while the metal film 21 D has a probe 7 D corresponding to the pad 11 which is disposed at an inner position within the chip 10 relative to the pad 11 to which the probe 7 C corresponds.
- FIG. 12 is a fragmentary cross-sectional view taken along a line D-D of FIG. 11
- FIG. 13 is a fragmentary cross-sectional view taken along a line E-E of FIG. 11 .
- these interconnects are formed as two interconnect layers (interconnects 23 and 26 ) as illustrated in FIGS. 12 and 13 .
- a polyimide film 27 is formed over the interconnect 26 and polyimide film 25 .
- the relatively lower interconnect 23 has contact with the metal films 21 A and 21 C on the bottom of the through-hole 24 formed in the polyimide film 22
- the relatively upper interconnect 26 has contact with the metal films 21 B and 21 D on the bottom of the through-hole 28 formed in the polyimide films 22 and 25 .
- the pads 11 are arranged in at least 5 rows, the number of probes corresponding to them increases and the distance LX becomes narrow, the distance between interconnects may be widened by increasing the number of interconnect layers.
- FIGS. 14 to 23 are each a fragmentary cross-sectional view of the thin film sheet 2 , which has the probes 7 A and 7 B corresponding to two rows of the pads 11 (refer to FIG. 3 ), as described with reference to FIGS. 6 to 8 , during its manufacturing steps.
- Descriptions on the structure and manufacturing steps of a thin film sheet, and the structure and manufacturing steps of probes having a similar structure to those of the probes 7 (probes 7 A to 7 D) can also be found in Japanese Unexamined Patent Publications Nos.
- a silicon oxide film 32 is formed to a film thickness of about 0.5 ⁇ m by thermal oxidation.
- the silicon oxide film 32 over the main surface side of the wafer 31 is etched to form, in the silicon oxide film 32 over the main surface side of the wafer 31 , an opening portion reaching the wafer 31 .
- the wafer 31 is anisotropically etched with a strong aqueous alkaline solution (for example, an aqueous solution of potassium hydroxide) to form a hole (first hole) 33 in a pyramid or trapezoidal pyramid form encompassed by a ( 111 ) plane over the main surface of the wafer 31 .
- a strong aqueous alkaline solution for example, an aqueous solution of potassium hydroxide
- the silicon oxide film used as a mask upon formation of the hole 33 is removed by wet etching with a mixed solution of hydrofluoric acid and ammonium fluoride.
- the wafer 31 is then thermally oxidized to form a silicon oxide film 34 having a thickness of about 0.5 ⁇ m all over the surface of the wafer 31 , including the inside of the hole 33 .
- a conductive film 35 is then formed. This conductive film 35 can be formed, for example, by successively depositing a chromium film that is about 0.1 ⁇ m thick and a copper film of about 1 ⁇ m thick by sputtering or vapor deposition.
- the photoresist film is removed by photolithography from a region in which metal films 21 A and 21 B (refer to FIGS. 6 to 8 ) will be formed by a subsequent step, whereby an opening portion is formed.
- a highly hard conductive film (first metal film) 37 and a conductive film (first metal film) 38 are deposited successively over the conductive film 35 which has appeared on the bottom of the opening of the photoresist film.
- first metal film a highly hard conductive film
- first metal film 38 a conductive film
- a nickel film is used as the conductive film 38 .
- the conductive film 37 made of a rhodium film will be a surface film when the probe 7 A or 7 B is formed in the later steps and the conductive film 37 will be brought into direct contact with the pad 11 .
- a material having high hardness and excellent abrasion resistance is preferably selected.
- the conductive film 37 is brought into direct contact with the pad 11 so that when shavings of the pad 11 by the probe 7 A or 7 B attach to the conductive film 37 , a cleaning step for removing the shavings becomes necessary, which may unfortunately prolong the probe testing step.
- a material resistant to adhesion of the material forming the pad 11 is preferably selected.
- a rhodium film capable of satisfying these conditions is selected as the conductive film 37 .
- the rhodium film as the conductive film 37 exhibits a plating stress during film formation, and this plating stress increases as the film becomes thicker. This plating stress acts on the interface between the silicon oxide film 34 and the conductive film 35 so that there is a fear that an increased plating stress may inconveniently cause peeling of the silicon oxide film 34 from the conductive film 35 .
- the thickness of this conductive film 37 is adjusted to fall within a range of from about 1 ⁇ m or greater to the maximum thickness (for example, about 4 ⁇ m) which can be formed actually by electroplating.
- the thickness is preferably from about 2 ⁇ m to 3.5 ⁇ m, more preferably about 2.5 ⁇ m.
- a plating stress also occurs, though the stress is not greater than that of the conductive film 37 . It is therefore preferred to adjust the thickness of the conductive film 38 to fall within a range not permitting peeling of the silicon oxide film 34 from the conductive film 35 .
- a polyimide film (first polyimide film) 22 (refer also to FIGS. 7 and 8 ) is formed to cover the metal film 21 A or 21 B, and the conductive film 35 , as illustrated in FIG. 16 .
- the through-hole (first opening portion) 24 reaching the metal film 21 A or 21 B is formed in the polyimide film 22 . It can be formed by laser beam drilling or dry etching using an aluminum film as a mask.
- a conductive film (second metal film) 42 is formed over the polyimide film 22 including the inside of the through-hole 24 .
- This conductive film 42 can be formed, for example, by depositing a chromium film which is about 0.1 ⁇ m thick and a copper film which is about 1 ⁇ m thick successively by sputtering or vapor deposition. After formation of a photoresist film over the conductive film 42 , the photoresist film is patterned by photolithography to form, in the photoresist film, an opening portion reaching the conductive film 42 . By plating, a conductive film (second metal film) 43 is then formed over the conductive film 42 in the opening portion.
- a film obtained by stacking a copper film as the conductive film 43 and then a copper or nickel film in this order can be given as one example.
- the conductive film 42 is etched using the conductive film 43 as a mask, whereby an interconnect 23 made of the conductive films 42 and 43 is formed.
- the interconnect 23 can be electrically connected to the metal film 21 A or 21 B on the bottom of the through-hole 24 .
- the polyimide film (second polyimide film) 25 is formed over the main surface of the wafer 31 .
- the polyimide film 25 functions as an adhesive layer of a metal sheet to be fixed onto the main surface of the wafer 31 in the subsequent step.
- a metal sheet (second sheet) 45 is then fixed to the upper surface of the polyimide film 25 .
- a material for the metal sheet 45 a material having a low linear expansion coefficient and moreover having a linear expansion coefficient close to that of the wafer 31 made of silicon is selected.
- 42 alloy an alloy containing 42% nickel and 58% iron and having a linear expansion coefficient of 4 ppm/° C.
- an invar an alloy containing 36% nickel and 64% iron and having a linear expansion coefficient of 1.5 ppm/° C.
- a silicon film similar to the wafer 31 in material quality may be formed, or a material having a linear expansion coefficient comparable to that of silicon, for example, an alloy of iron, nickel and cobalt or a mixed material of ceramic and a resin, may be used.
- a metal sheet 45 can be fixed by laying it over the main surface of the wafer 31 so as to avoid misalignment, and then heating at a temperature at least equal to the glass transition point of the polyimide film 25 under pressure of from 10 to 200 kgf/cm2 to perform bonding under pressure and heat.
- the thin film sheet 2 having improved strength can be obtained by fixing the metal sheet 45 thereto using the polyimide film 25 .
- a misalignment of the position of the probe 7 A or 7 B and the position of the pad 11 may occur owing to the expansion or shrinkage of the thin film sheet 2 and the wafer to be tested as influenced by the temperature upon probe testing. This may lead to an inconvenience such as contact failure between the probe 7 A or 7 B and the corresponding pad 11 .
- an expansion or shrinkage amount of the thin film sheet 2 and the wafer to be tested which will otherwise vary depending on the temperature upon probe testing, can be made uniform by fixing the metal sheet 45 to the wafer.
- the metal sheet 45 is etched to form an opening portion (second opening portion) 46 in the metal sheet 45 over the probe 7 A or 7 B and an opening portion (third opening portion) 47 in the metal sheet 45 over a region (first region) between the metal films 21 A or the metal films 21 B, as seen in plan view.
- spray etching using an iron chloride solution is employed for the above-described etching.
- an elastomer (elastic material) 48 is formed in the opening 46 , as illustrated in FIG. 20 .
- the elastomer 48 is formed in such a manner that a predetermined amount of it protrudes from the opening portion 46 .
- the elastomer 48 is formed, for example, by applying an elastic resin to the inside of the opening portion 46 by printing or dispenser coating, or by disposing a silicon sheet.
- the elastomer 48 absorbs the difference in the height of the tip portions of a number of the probes 7 A or 7 B by partial deformation while relaxing the impact caused by the contact of the tip portions of the probes 7 A or 7 B with the pads 11 .
- the elastomer 48 absorbs the difference in the height of the pad 11 by its elasticity and accomplishes the needed contact between each probe 7 A or 7 B and the pad 11 .
- the silicon oxide film 34 on the reverse side of the wafer 31 is removed by etching, for example, with a mixed solution of hydrofluoric acid and ammonium fluoride.
- the wafer 31 which is a shape for the formation of the thin film sheet 2 is then removed by etching with a strong aqueous alkali solution (for example, an aqueous solution of potassium hydroxide).
- the silicon oxide film 34 and conductive film 35 are removed successively by etching.
- the silicon oxide film 34 is etched using a mixture of hydrofluoric acid and ammonium fluoride, the chromium film constituting the conductive film 35 is etched using an aqueous solution of potassium permanganate, and the copper film constituting the conductive film 35 is etched with an alkaline copper etchant.
- the rhodium film which constitutes the conductive film 37 (refer to FIG. 15 ) forming the probe 7 A or 7 B is exposed from the surface of the probe 7 A or 7 B.
- the probe 7 A or 7 B having the rhodium film as the surface film thereof is resistant to adhesion of a material, such as Au, of the pad 11 with which the probe 7 A or 7 B is brought into contact, has a higher hardness than Ni, and is not oxidized easily, so that stable contact resistance can be attained.
- the polyimide films 25 and 22 below the opening portion 47 are removed to form an opening portion 49 .
- This opening portion 49 can be formed by laser beam drilling or dry etching using the metal sheet 45 and elastomer 48 as a mask.
- a pressing tool 50 made of, for example, 42 alloy is then bonded onto the elastomer 48 as illustrated in FIG. 23 , whereby the thin film sheet 2 of Embodiment 1 is formed.
- the thin film sheet 2 of Embodiment 1 thus formed by the above-described steps has improved rigidity because it has the metal sheet 45 adhered thereto.
- FIG. 24 if the wafer (chip 10 ) to be tested has warpage, there occurs a difference S in the height between the pad 11 and the pad 12 . There is a fear that this difference S may cause an inconvenience, that is, interference with the contact between the relatively short pad 12 and the probe 7 A or 7 B.
- the rigidity of the thin film sheet 2 lowers, because the opening portion 49 is formed between the metal films 21 A (metal films 21 B).
- the thin film sheet 2 When a pressure is applied by the pressing tool 50 upon probe testing, it is possible to impart the thin film sheet 2 with a step difference in the opening portion 49 within a range of elastic deformation of the elastomer 48 . As a result, the thin film sheet 2 is able to have a step difference to eliminate the difference S, making it possible to bring all the probes 7 A or 7 B into contact with the pads 11 or 12 without failure.
- FIGS. 26, 28 , 30 , 32 and 34 are fragmentary plan views of the lower surface of the thin film sheet 2
- FIGS. 27, 29 , 31 , 33 and 35 are fragmentary cross-sectional views taken along a line F-F of FIGS. 26, 28 , 30 , 32 and 34 , respectively.
- a rectangular pattern as illustrated in FIG. 26 can be given as one example of the plane pattern of the opening portion 49 .
- the polyimide films 22 and 25 , and the metal sheet 45 may be left like a beam diagonally in the opening portion 49 , which is rectangular as seen in plan view.
- the thin film sheet 2 can maintain desired rigidity.
- FIG. 30 it is possible to form slit-like opening portions 49 , as illustrated in FIG. 30 , and leave the polyimide films 22 and 25 and the metal sheet 45 as a beam, as described above. By this, a desired rigidity of the thin film sheet 2 can also be maintained.
- the time spent for forming slit-like openings 49 can be shortened by using laser beam drilling, as described with reference to FIG. 22 .
- the opening portion 49 may have a disk planar shape, as illustrated in FIG. 32 .
- the pattern of each of the adhesion ring 6 and pressing tool 50 has a disk planar, shape but the opening portion 49 is rectangular in plan view, on the other hand, there is a fear that an unnecessary force will concentrate on the angles of the rectangular pattern. However, it is possible to prevent concentration of an unnecessary force by using a pattern of disk planar shape for the opening portion. As described with reference to FIG.
- the chip 10 to be tested has a rectangular shape, as seen in plan view, having long sides and short sides.
- opening portions 49 which have a rectangular shape, as seen in plan view, having short sides and long sides, and to leave the polyimide films 22 and 25 and the metal sheet 45 in the pattern as a plurality of beams extending in the direction along the short sides.
- a relatively high current flows in some of the pads 11 and 12 , which were described with reference to FIG. 3 in conjunction with Embodiment 1.
- an electrical load applied to the probe 7 A or 7 B to be brought into contact with the pad 11 or 12 through which a relatively high current flows increases.
- the probe 7 A or 7 B which becomes hot may inevitably be welded with the pad 11 or 12 or the probe 7 A or 7 B may be broken.
- Embodiment 2 as illustrated in FIG.
- a plurality of probes (first contact terminals) 7 B (or probes (first contact terminals) 7 A) are disposed for the metal film 21 B (or metal film 21 A) which is opposite to the pad 11 or 12 through which a relatively high current flows, and the total contact area (first contact area) of the probes 7 B (or probes 7 A) and the pad 11 or 12 through which a relatively high current flows is made greater than the total contact area (second contact area) of the other probe (second contact terminal) 7 B (or probe (second contact terminal) 7 A) and the pad 11 or 12 .
- An interconnect 23 A electrically connected to the metal film 21 B (or metal film 21 A) equipped with the probes 7 B (or probes 7 A) is formed so that its width would be greater than that of the other interconnect 23 .
- the metal film 21 B (or metal film 21 A), which is opposite to the pad 11 or 12 through which a relatively high current flows, with a plurality of probes 7 B (or probes 7 A)
- the metal film 21 B (or metal film 21 A) may be equipped with a probe 7 B (or probe 7 A) having a relatively large size. Since a thin natural oxide film has been formed over the surface of the pad 11 or 12 , the probe 7 B (or probe 7 A) breaks the natural oxide film and forms an electrical contact with the pad 11 or 12 on the side surface.
- FIG 38 is a fragmentary plan view illustrating an electrical contact area of the probe 7 B and pad 11 or 12 , in which an electrical contact area CNT 1 between the probe 7 B of a relatively great size and the pad 11 or 12 and an electrical contact area CNT 2 between the probe 7 B of a relatively small size and the pad 11 or 12 are illustrated. These electrical contact areas CNT 1 and CNT 2 are illustrated with diagonal lines.
- the height H 1 of the probe 7 B (or probe 7 A) of a relatively great size and the height H 2 of the probe 7 B (or probe 7 A) of a relatively small size are adjusted to be equal, as illustrated in FIG. 39 . This makes it possible to bring all the probes 7 A and 7 B into contact with the pads 11 and 12 without failure.
- the height H 1 of the probe 7 A is set to be greater than about 50% or greater, preferably about 70 % or greater, more preferably about 100% or greater of the size of the dust DST existing in a semiconductor manufacturing line (clean room).
- the height H 1 of the probe 7 A is about 200 ⁇ m when it is set at about 50% or greater of the size of the dust DST, about 300 ⁇ m when it is set at about 70% or greater of the size of the dust DST and about 500 ⁇ m when it is set at about 100% of the size of the dust DST.
- the thin film sheet 2 runs on the dust DST attached to the surface of the chip 10 and changes its shape.
- existence of the dust DST in the vicinity of the probe 7 A or 7 B may cause such an inconvenience as embedding of the probe 7 A or 7 B in the thin film sheet 2 .
- By increasing the height H 1 of the probe 7 A (probe 7 B), as described above it is possible to prevent the thin film sheet 2 (refer to FIG. 2 ) from running on the dust DST, leading to prolongation of the life of the thin film sheet.
- each probe 7 and the pad 11 or 12 can be electrically connected without sliding the probe 7 over the pad 11 or 12 .
- the pressure (first pressure) applied to the pad 11 or 12 at that time was about 2 g to 3 g per probe 7 , which was much smaller than that of the cantilever type probe. Even if an interconnect and semiconductor element are disposed below the pad 11 or 12 , therefore, the risk of subjecting the interconnect or semiconductor element to damage can be reduced. More specifically, as illustrated in FIGS.
- a p type semiconductor region 52 and an n type semiconductor region 53 which will be semiconductor elements later, and interconnects 54 and 55 can be formed below the pad 11 or 12 .
- pads 56 and 57 that are made of a metal film, may be disposed over the interconnects 54 and 55 , respectively. This makes it possible to improve the resistance against damage caused by the pressure applied from the probe 7 to the interconnects 54 and 55 .
- the chip 10 having an LCD driver formed thereover was described; while, in Embodiment 4, the chip 10 is an SoC (System on Chip) having a semiconductor integrated circuit formed thereover which has a plurality of functions.
- SoC System on Chip
- FIG. 44 when such a chip 10 is subjected to probe testing using the probe card with cantilever type probes, damage to interconnects and semiconductor elements can be prevented, for example, not disposing pads 11 and 12 over an active region L in which the interconnects and semiconductor elements have been formed, but disposing pads 11 and 12 over a pad formation region PA which is formed in addition to the active region L.
- the pads 11 and 12 can be disposed over the active region L, the positions of the pads 11 and 12 can be selected freely not only along the periphery of the chip 10 , but also within the plane of the chip 10 , which increases the freedom of layout of the design of the semiconductor elements, interconnects and pads 11 and 12 within the chip 10 .
- the operating speed of an input/output buffer circuit can be improved by forming the pads 11 and 12 just above the input/output buffer circuit formed within the chip 10 and shortening the interconnect length from the input/output buffer circuit to the pad 11 and 12 .
- pads 11 and 12 were bump electrodes made of Au.
- pads 11 and 12 were bump electrodes made of Au.
- the needle point of the probe slides on the pad to break a natural oxide film over the pad 11 or 12 a so that a dent of the probe formed on the surface of the pad 11 or 12 inevitably increases.
- use of a cantilever type probe has the inherent drawback that pressure applied to the pad 11 or 12 per probe is as high as from about 5 g to 10 g, and because the pad 11 or 12 is made of a relatively soft metal such as Au, use of such a probe becomes a cause for deepening its dent. There is therefore a danger of a bonding failure when the pad on an assembly substrate is bonded to the pad 11 or 12 by reflow processing in a later step. When products are fabricated using the chip 10 having such a bonding failure, they may be defective products.
- the probes 7 can be electrically connected to the pads 11 and 12 without causing the probes 7 to slide over the pads 11 and 12 .
- the pressure applied on the pads 11 and 12 at this time is as small as about 2 to 3 g per probe 7 . As illustrated in FIG. 47 , even after probe testing is performed (refer to FIG.
- pads 11 and 12 are each made of Au. Even when the pads 11 and 12 are each made of a solder, probe testing using a probe card with cantilever type probes may make a dent, which has been formed on the surface of each of the pads 11 and 12 by the probe, greater and deeper. The dent of the probe can be made smaller and shallower by performing probe testing using the probe card having the thin film sheet 2 with the probes 7 A and 7 B formed thereover.
- lower electrodes 63 to which the pads 11 and 12 will be bonded in a later step may be subjected to probe testing using the probe card having the thin film sheet 2 with the probes 7 A and 7 B formed thereover, prior to the formation of the pads 11 and 12 .
- This probe testing is followed by the formation of patterns of the pads 11 and 12 over the lower electrodes 63 , as illustrated in FIG. 51 , and then heating and melting treatment, as illustrated in FIG. 52 , to ensure satisfactory bonding of the lower electrode 63 to the pads 11 and 12 .
- the pads 62 on the side of the assembly substrate 61 are then bonded to the pads 11 and 12 by reflow processing, whereby the chip 10 is mounted over the assembly substrate 61 .
- the dents of the probes formed on the lower electrodes 63 may become greater and deeper.
- the dents of the probes become greater and deeper, there is a danger of the pads 11 and 12 dropping off from the upper surface of the lower electrodes 63 during a step of forming patterns of the pads 11 and 12 over the lower electrodes 63 and bonding the lower electrodes 63 to the pads 11 and 12 completely by heating and melting treatment.
- Formation of a probing region for bringing a probe into contact with the lower electrode 63 in addition to the pad formation region in which pads 11 and 12 are to be formed can be considered as one measure for overcoming this problem. Addition of such a probing region, however, enlarges the lower electrode 63 and also the chip 10 .
- FIG. 54 is an enlarged fragmentary cross-sectional view illustrating the vicinity of the lower electrode 63 and probe 7 A or 7 B
- FIG. 55 is a fragmentary plan view illustrating the lower electrode 63 after contact of the probe 7 A or 7 B thereto.
- the dent SC of the probe formed on the lower electrode 63 can be made smaller and shallower (refer to FIG. 55 ).
- Embodiment 5 as illustrated in FIG.
- the pad 11 or 12 it is possible to prevent the pad 11 or 12 from falling off from the upper surface of the lower electrode 63 even after the steps of forming a pattern (metal film) of the pad 11 or 12 over the lower electrode 63 using a mask and bonding the lower electrode 63 to the pad 11 or 12 completely by heating and melting.
- the lower electrode 63 does not need a probing region to have contact with the probe 7 A or 7 B, which leads to downsizing of the lower electrode 63 and also downsizing of the chip 10 (refer to FIG. 54 )
- the pads 11 and 12 were bump electrodes made of Au.
- they are each a bonding pad for mounting a chip on an assembly substrate by wire bonding.
- probe testing using a probe card having cantilever type probes made of tungsten inevitably enlarges and deepens the dent formed by the probe on the surface of the pad 11 or 12 .
- an Au wire for example, is bonded to the pad 11 or 12 , an Au ball (which will hereinafter be called a “wire ball”) is formed on the pad 11 or 12 and on the interface between the wire ball and the pad 11 or 12 , an eutectic alloy between Au and the metal constituting the pad 11 or 12 is formed, making it possible to electrically and mechanically reinforce the bondability of the Au wire and pad 11 or 12 .
- the dent SC (refer to FIG. 58 ) formed by the contact between the pad 11 or 12 and the probe 7 can be made smaller and shallower, as described in conjunction with Embodiment 5.
- the Au wire 65 is bonded to the pad 11 or 12
- the wire ball 65 A is formed on the pad 11 or 12 and the above-described eutectic alloy is formed on the interface with the wire ball 65 A and pad 11 or 12 , as illustrated in FIG.
- the eutectic surface AS includes the dent SC formed by the probe 7 A or 7 B (refer to FIG. 60 ).
- an eutectic alloy can be formed also at the dent portion SC, whereby electrically and mechanically sufficient bondability is available between the Au wire 65 and the pad 11 or 12 .
- a wire ball 67 which will serve as a bump electrode, is formed over the pad 11 or 12 by wire bumping, the wire is torn off after the wire ball 67 is bonded to the pad 11 or 12 .
- the dent formed on the pad 11 or 12 by the probe testing is large and deep, an eutectic alloy between Au and the metal constituting the pad 11 is not formed and there is a risk of the wire ball 67 falling off from the pad 11 or 12 by the force present during tearing-off of the wire.
- the dent formed on the pad 11 or 12 can be made smaller and shallower, as described in conjunction with Embodiment 5, so that an eutectic alloy can be formed even at the dent portion. This makes it possible to attain strong mechanical bondability between the wire ball 67 and pad 11 or 12 , making it possible to prevent the wire ball 67 from falling off from the pad 11 or 12 by the force produced upon tearing off the wire (refer to FIG. 62 ).
- the assembly substrate 61 is a glass epoxy substrate, and packaging is performed by a MAP (Mold Array Package) system, the wafer is first divided into respective chips 10 , and, then, as illustrated in FIG. 64 , the chips 10 are mounted on the assembly substrate 61 by a chip handling mechanism 68 .
- MAP Mold Array Package
- the Au wire 65 is bonded to the pad 11 or 12 on the chip 10 side and the pad 62 on the side of the assembly substrate 61 via a capillary 66 .
- bonding is carried out at about 240° C.
- bonding is carried out at about 170 to 200° C., which is lower than that upon bonding to the lead frame, in order to reduce the damage to the assembly substrate 61 .
- the temperature employed for bonding of the Au wire 65 to the pad 11 or 12 is almost equal to it.
- the lowering of the temperature upon bonding disturbs the formation of an eutectic alloy between Au and the metal constituting the pad 11 or 12 at the dent SC (refer to FIG. 58 ) formed on the pad 11 or 12 . If probe testing is performed using a probe card having cantilever type probes and the dent formed over the surface of the pad 11 or 12 by the probe becomes greater and deeper, further lowering, from the mechanical and electrical viewpoints, of the bondability may occur between the Au wire and pad 11 or 12 .
- the dent formed on the pad 11 or 12 can be made smaller and shallower, as described in conjunction with Embodiment 5, by carrying out probe testing using a probe card having the thin film sheet 2 having the probes 7 formed thereover, which card was described in conjunction with Embodiments 1 to 3 , an eutectic alloy can be formed even at the dent portion. This makes it possible to prevent lowering of the mechanical bondability and electrical bondability between the Au wire 65 and pad 11 or 12 .
- a semiconductor device of Embodiment 6 is fabricated by sealing the main surface of the assembly substrate 61 having the chip 10 mounted thereover with a molding resin (sealant) 69 and, as illustrated in FIG. 67 , cutting the assembly substrate 61 and molding resin 69 using a dicing saw 70 .
- the dust DST is carbon-based.
- Embodiment 7 prior to probe testing, ashing (refer to FIG. 69 ), for example, with 02 (oxygen) plasma 71 is applied to the surface of the chip 10 (refer to FIG. 68 ) having the pad 11 or 12 formed thereover and having dust (DST) attached thereto.
- 02 oxygen
- DST dust
- the dust DST can be removed from the surface of the chip 10 prior to probe testing.
- probe testing using a probe card having the thin film sheet 2 with the probes 7 A or 7 B formed thereover is carried out as illustrated in FIG. 70 , deformation of the thin film sheet 2 and damage to the probe 7 A or 7 B which would otherwise occur because the thin film sheet 2 runs on the dust DST, can be prevented.
- the surface of the chip 10 is subjected to ashing.
- ashing light etching with a fluorine gas may be employed.
- the dust DST can be removed.
- the chip 10 may be subjected to washing treatment (for example, ultrasonic washing with pure water or methanol) instead of plasma treatment, such as ashing or etching.
- the dust DST can be removed by this washing treatment.
- the plasma treatment and washing treatment may be used in combination, by which the dust DST can be removed more effectively.
- the tip portion of the probe 7 breaks a natural oxide film formed over the surface of the pad 11 or 12 , whereby the probe 7 is electrically connected to the pad 11 or 12 .
- the pad 11 or 12 is a bonding pad made of Al (aluminum)
- its natural oxide film is formed very easily so that the tip portion of the probe 7 should therefore break the natural oxide film without failure.
- the probe card is reciprocated in the vertical direction (first direction) within a predetermined distance, as illustrated in FIG. 72 .
- the probe card is first lifted up by 20 to 30 ⁇ m and, then, it is lowered down to bring the probe 7 A or 7 B into contact with the surface (natural oxide film 72 ) of the pad 11 or 12 .
- the probe card is lifted up by 20 to 30 ⁇ m, but the height is not limited thereto. It can be lifted up more when an increase in the height does not adversely affect the operating velocity of the probe card.
- the natural oxide film 72 can be broken on the side surfaces of the probe 7 A or 7 B, as illustrated in FIG. 73 , and the broken sites can function as current channels ER between the probe card 7 A or 7 B and the pad 11 or 12 .
- the vertical reciprocation of the probe card within a predetermined distance may be replaced with a horizontal (first direction) reciprocation of the chip 10 within a predetermined distance.
- the distance of the chip 10 to be moved should be adjusted so that the dent SC (for example, refer to FIG.
- the distance to be moved in one direction is about 1 ⁇ m to 10 ⁇ m, preferably about 1 ⁇ m to 5 ⁇ m, more preferably about 5 ⁇ m.
- the natural oxide film 72 can be broken not only on the side surfaces of the probe 7 A or 7 B but also on the bottom surface thereof. This enables more reliable electrical connection between the probe bad 7 A or 7 B and the pad 11 or 12 .
- FIG. 74 is a plan view of the chip 10 according to Embodiment 9.
- SoC is employed as the chip 10 .
- IPU (Intellectual Property) modules such as a CPU (Central Processing Unit) core 73 , RAM (Random Access Memory) core 74 , ROM (Read Only Memory) core 75 and analog core 76 are formed in the chip 10 .
- pads 11 to be electrically connected to these IP modules are arranged in a pad formation region PA along the periphery of the chip 10 .
- pads 11 to be electrically connected to these IP modules are arranged.
- a BIST circuit (first circuit) is formed in each IP module and around the IP module, pads (first electrodes, electrode group) 11 A, which are electrically connected to each BIST circuit, are smaller than the pads 11 , and are exclusively used for probe testing, are disposed at the periphery of each IP module.
- the probes 7 A and 7 B in the thin film sheet 2 , can be arranged at positions corresponding to the pads of the chip 10 , so that the probes 7 A and 7 B can also be arranged at positions corresponding to the pads 11 a, which are exclusively used for probe testing and are smaller than the pads 11 .
- the pads 11 can therefore be disposed on the active region L at the center of the chip 10 . This enables probe testing per each IP module. As a result, probe testing of each IP module can be performed without using the pads 11 disposed in the pad formation region PA. Upon probe testing of one IP module, signals for test can be input without going through the other IP module, whereby the test results are free from the influence of the other IP module. By the disposal of such pads 11 A, the number of the pads 11 to be disposed in the pad formation region PA can be reduced.
- All of the functions of the chip 10 can be tested by the probe testing per IP module, as described above, so that final probe testing using the pads 11 can be omitted. This contributes to shortening of the time spent for probe testing. Shortening of the time spent for probe testing leads to reduction in the cost necessary for probe testing.
- the pads 11 A are exclusively used for probe testing, by covering them with a protective film in a later step, the chip 10 has improved moisture resistance and deterioration resistance.
- Embodiment 9 was directed to probe testing using a probe card having the thin film sheet 2 with the probes 7 A or 7 B (refer to FIGS. 6 to 8 ) formed thereover while disposing, around each IP module, pads 11 A to be electrically connected to each IP module, which are smaller than the pads 11 and are exclusively used for probe testing.
- Embodiment 10 as illustrated in FIG.
- a large scale microcomputer is formed over the chip 10 by fabricating a chip-in-chip system CPU core (first circuit block) 73 A having, formed therein, patterns of semiconductor elements and interconnects of an existing CPU chip in the chip 10 without any modification, and disposing, on the periphery of the CPU core 73 A, IP modules (circuit blocks) such as a RAM core 74 A, ROM core 75 A and analog core 76 A, as options.
- probe testing of the CPU core 73 A is performed using the pads (first electrode group) 11 A disposed at the periphery (third region) of the CPU core 73 A in a similar manner to that employed for CPU core 73 in Embodiment 9.
- probe testing of the IP modules is performed using the pads (second electrode group) 11 disposed in a pad formation region (second region) PA disposed along the periphery of the chip 10 and by electrically connected to the corresponding IP module.
- the pads 11 A were not electrically connected to external terminals of the chip 10 .
- the CPU core 73 A is formed by fabricating the patterns of the semiconductor elements and interconnects of the existing CPU chip as they are, so that the pads 11 A can be used as bonding pads.
- one end of the Au wire 65 can be bonded to it.
- the other end of the Au wire 65 is bonded to a lead frame 77 , whereby a semiconductor integrated circuit device according to Embodiment 10 is fabricated (refer to FIG. 76 ).
- pads (first electrode, third electrode group) 11 B to be electrically connected to the BIST circuit disposed in each of a CPU core 73 , a RAM core 74 , a ROM core 75 and an analog core 76 and exclusively used for probe testing are disposed in a corner region CA of the chip 10 .
- the probe 7 A or 7 B in contact with the pad 11 B sends a control signal CS from the pad 11 B to the BIST circuit, whereby probe testing is performed.
- the pads 11 b to be electrically connected to the BIST circuit and exclusively used for probe testing in the corner regions CA of the chip 10 By disposing the pads 11 b to be electrically connected to the BIST circuit and exclusively used for probe testing in the corner regions CA of the chip 10 , an increase in the number of the pads 11 to be electrically connected to the BIST circuit can be suppressed in the pad formation region PA. This improves the degree of freedom arrangement of the pads 11 in the pad formation region PA. After probe testing, the chip 10 is able to exhibit improved moisture resistance by covering the pad 11 B with a protective film.
- the probe 7 A or 7 B existing over the region CA does not make contact with the pad and stress acts on another probe 7 A or 7 B, which may accelerate abrasion at the tip portion of the other probe 7 A or 7 B.
- Provision of the pad 11 B can stop the acceleration of the abrasion at the tip portion of a specific probe 7 A or 7 B.
- the pad 11 B need not necessarily be connected electrically to the BIST circuit, if it only serves to disturb abrasion of the tip portion of the specific probe 7 A or 7 B.
- Such a pad 11 B is preferably disposed irrespective of the presence or absence of an electrical connection to the BIST circuit.
- the pad 11 B can be arranged automatically by using an automatic layout design tool.
- another chip-corner-recognizing mark may be placed in addition to the pad 11 B.
- probe testing is performed by using a probe card having the thin film sheet 2 with the probes 7 A or 7 B (refer to FIGS. 6 to 8 )) formed thereover, which card was described in conjunction with Embodiments 1 to 3, a narrow pad-to-pad pitch chip having at least 2000 pins can be subjected to this probe testing. If a chip having 2000 pins of pads can be subjected to probe testing with the above-described probe card, probe testing can be performed simultaneously for four chips, each chip having 500 pins of pads. Thus, many chips can be treated simultaneously. Such multi-chip probe testing can be used in combination with the probe testing per IP module, as described in conjunction with Embodiment 9. As illustrated in FIG.
- probe testing is effected by performing the operation for one chip 10 simultaneously for four chips 19 , more specifically, by simultaneously bringing the probes 7 A and 7 B into contact with the pads 11 disposed in the pad formation region PA along the periphery of the chip 10 , and the pads 11 A which encompass the CPU core 73 , which is an IP module, are electrically connected to the CPU core 73 and are exclusively used for probe testing of the CPU core 73 .
- the number of the chips 10 is not limited to four, but should be at least two. Such simultaneous testing for plural chips 10 can reduce the time necessary for probe testing, and this leads to improvement in the throughput of the probe testing. In addition, since the throughput of probe testing can be improved, the cost of probe testing can be reduced.
- probe testing was performed prior to dicing of a wafer into respective chips. It may be performed after separation into respective chips.
- the probe had a rhodium film as a surface film.
- Any film can be used instead of the rhodium film insofar as it has high hardness, excellent abrasion resistance, resistance to adhesion of a material constituting the pad, and low resistance.
- the method of fabrication of the semiconductor integrated circuit device according to the invention can be applied widely to a probe testing step in the fabrication of a semiconductor integrated circuit device.
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Measuring Leads Or Probes (AREA)
- Tests Of Electronic Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
To permit electrical testing of a semiconductor integrated circuit device having test pads disposed at narrow pitches probes in a pyramid or trapezoidal pyramid form are formed from metal films formed by stacking a rhodium film and a nickel film successively. Via through-holes are formed in a polyimide film between interconnects and the metal films, and the interconnects are electrically connected to the metal films. A plane pattern of one of the metal films equipped with one probe and through-hole is obtained by turning a plane pattern of the other metal film equipped with the other probe and through-hole through a predetermined angle.
Description
- The present application claims priority from Japanese patent application No. 2003-372323, filed on Oct. 31, 2003, the content of which is hereby incorporated by reference into this application.
- The present invention relates in general to technology for the manufacture of a semiconductor integrated circuit device, and, more particularly, to a technique that is effective when applied to electrical testing of a semiconductor integrated circuit device having a plurality of electrode pads disposed at narrow pitches.
- For example, in the burn-in test of a semiconductor device having a protruding electrode, using a semiconductor device testing apparatus having a plurality of pyramid-shaped contact terminals protruding toward the semiconductor device, at least one contact terminal is brought into contact, at the ridge line or slope thereof, with one of the protruding electrodes, thereby bringing the semiconductor device into electrical contact with the semiconductor device testing apparatus and preventing damage to the protruding electrode during contact of the protruding electrode with the contact terminal (for example, refer to Japanese Unexamined Patent Publication No. 2002-14137.)
- In addition, there is a technology for providing a probe, which is held by a support, for use in testing the electrical properties of a semiconductor wafer by bringing the probe into contact with a bump electrode of the semiconductor wafer. The probe is provided with a first contact terminal for applying a voltage to the bump electrode of the semiconductor wafer, a first insulating member encompassing the first contact terminal, a second contact terminal encompassing the first insulating member and used for detecting a voltage through the bump electrode, and a second insulating member interposed between the first and second contact terminals. Each of the first and second contact terminals has first and second terminal portions and first and second coil springs interposed between the first and second terminal portions, whereby a deviation of the probe from the bump electrode can be prevented even if the minimization of the bump electrode proceeds (for example, refer to Japanese Unexamined Patent Publication No. 2002-228682).
- There also is a technology for electrically connecting integrated circuit devices fabricated in a semiconductor wafer to a testing and measuring apparatus by bringing a connection terminal of a needle of a probe into contact with a bump electrode of the integrated circuit devices, pressing the bump electrode of the adjacent integrated circuit device in the wafer to cause deformation of the tip portion of the bump electrode and thereby making the heights of the bump electrodes uniform, whereby integrated circuit devices having bump electrodes equal in their height are connected to the testing measuring apparatus via the probe at a uniform contact resistance so as to improve the test accuracy and cause fluctuations in connection resistance between the integrated circuit device and an assembly substrate to be reduced (for example, refer to Japanese Unexamined Patent Publication No. Hei 5 (1993)-283490).
- There also is a technology, in which a contactor is used for testing electrical properties of a wafer by bringing a plurality of solder balls formed over a semiconductor wafer into contact with a plurality of probes corresponding to them and transmitting/receiving signals with a tester side. Each probe is provided with, as a contact terminal, a cylindrical portion capable of making conduction-free contact with the solder ball at the outside of the center thereof, whereby the contacting of the probe with the solder ball does not cause damage at the center of the solder ball, and the reflow process of the solder ball can be omitted (for example, refer to Japanese Patent Laid-Open No. 2001-108706).
- Probe testing is one of the testing technologies used for testing semiconductor integrated circuit devices. It includes a function test for confirming whether a wafer functions to specification or not, or a test for judging whether the wafer is non-defective or defective by measuring its DC operating characteristics and AC operating characteristics.
- In recent years, semiconductor integrated circuit devices have been discussed to perform many functions and a plurality of circuits tend to be integrated in one semiconductor chip (which will hereinafter simply be called a “chip”). In addition, a reduction in the manufacturing cost of semiconductor integrated circuit devices can be promoted by increasing the number of chips available from one wafer by miniaturizing the semiconductor elements and interconnects, while narrowing the area of the chip. In order to attain this, not only is the number of test pads (bonding pads) increased, but also these test pads are disposed at narrower pitches and the areas of the test pads are narrowed. With narrowing of the pitch of the test pads, it becomes difficult to locate probes so that they come into contact with the test pads when a prober having cantilever type probes is used for the probe testing.
- Upon probe testing using a prober with cantilever type probes, the probes are wiped on the surface of the test pads in order to tear a natural oxide film that has formed over the surface of each of the test pads to thereby bring the probe into electrical contact with the corresponding test pad. Wiping of the probes will not only break the natural oxide film formed over the surface of each test pad, but also forms a dent on the surface of the test pad. As the area of the test pads becomes narrower, as described above, such a dent occupies a large portion of the surface of each test pad. This leads to a problem in that the adhesive force of a bonding wire connected to the test pad in the later step is inevitably lowered. There is also a fear that, as the area of the test pad decreases, the tip portion of the probe deviates from the test pad and a short-circuit occurs between the two test pads.
- In addition, wiping of the probe on the surface of the test pad shaves off a portion of the test pad, and shavings thus generated adhere to the tip portion of the probe. The shavings adhere to the tip portion of the probe one after another by the repetition of probing, which finally disturbs the electrical connection between the probe and the test pad. After probing is conducted a predetermined number of times, the probe should be cleaned by rubbing the tip portion of the probe with a certain cleaning sheet. The inevitable addition of this cleaning step prolongs the probe testing step, which also prolongs the fabrication time of the semiconductor integrated circuit device, resulting in a rise in the production cost of the semiconductor integrated circuit device.
- As described above, it has become difficult to perform probe testing owing to an increase in the number of test pads and a narrowing of the pitch between the test pads. The present inventors therefore have investigated testing by using a prober, as illustrated in
FIG. 79 , having awiring substrate 102 equipped with cantilever type probes 101, and by bringing theprobes 101 into contact with bump electrodes over the main surface of a chip. -
FIG. 80 is a fragmentary enlarged plan view of a region A inFIG. 79 during probe testing, andFIG. 81 is a fragmentary cross-sectional view illustrating a substantial part of the cross-section taken along a line C-C ofFIG. 80 . In the region A, the extending direction ofbump electrode 103 is almost the same as the extending direction of theprobe 101. Theprobe 101 therefore wipes in the extending direction (shown by an arrow inFIGS. 80 and 81 ) of thebump electrode 103 after contact with the bump electrode 103 (refer toFIGS. 82 and 83 ).FIG. 84 is a fragmentary enlarged plan view of a region B inFIG. 79 during the probe testing step, andFIG. 85 is a fragmentary enlarged cross-sectional view illustrating a substantial part of the cross-section taken along a line D-D inFIG. 84 . In the region B, the extending direction of thebump electrode 103 intersects with the extending direction of theprobe 101. Theprobe 101 therefore wipes (overdrives) in the direction (shown by an arrow inFIGS. 84 and 85 ) intersecting with the extending direction of thebump electrode 103 after contact with the bump electrode 103 (refer toFIGS. 86 and 87 ). Therefore, there is a fear that, after the wiping of theprobe 101, the tip portion of theprobe 101 deviates from thebump electrode 103, and a short-circuit between thebump electrodes 103 is caused by theprobe 101. - At present, a method of reducing the number of test pads to be brought into contact with probes has been investigated utilizing DFT (Design For Testability) or BIST (Built In Self Test). Use of DFT (Design for Testability) or BIST (Built In Self Test) however needs disposal of new test pads. For the purpose of preventing elements or interconnects from being damaged by the impact upon contact of the probe with the test pad, the test pad is disposed in an input/output region having neither elements nor interconnects formed therebelow. With an increase in the operation speed of a semiconductor integrated circuit device, on the other hand, there is a growing need for disposal of a large number of power supply pads in their input/output regions in order to reduce noise (to reduce source impedance). In a chip of limited size, the size of each input/output region is also limited. The disposal of the power supply pads therefore makes it difficult to keep a region for the disposal of the above-described test pad that is used for DFT or BIST.
- An object of the present invention is to provide a technique for permitting electrical testing of a semiconductor integrated circuit device having test pads disposed at narrow pitches.
- Another object of the invention is to provide, upon testing of a semiconductor integrated circuit device, a technique that is capable of reducing damage to the test pads.
- A further object of the invention is to provide a technique that is capable of shortening the electrical testing step in the fabrication of a semiconductor integrated circuit device.
- The above-described and the other objects and novel features of the present invention will be apparent from the description herein and the accompanying drawings.
- Of the aspects and features of the invention disclosed in the present application, typical ones will be summarized briefly.
- In one aspect of the present invention, there is thus provided a method of fabricating a semiconductor integrated circuit device which comprises the steps of:
-
- (a) preparing a semiconductor wafer which has been partitioned into a plurality of chip regions, each having a semiconductor integrated circuit formed thereover, and which has, formed over the main surface of the wafer, a plurality of first electrodes to be electrically connected to the semiconductor integrated circuit;
- (b) preparing a first card comprising a wiring substrate having first interconnects formed thereover; a first sheet having a plurality of contact terminals to be brought into contact with the first electrodes and second interconnects to be electrically connected to the contact terminals, said second interconnects being electrically connected to the first interconnects, and tip portions of the contact terminals being fixed to the wiring substrate so as to be opposite to the main surface of the semiconductor wafer; and a pressing mechanism for pressing, from the rear surface of the first sheet, a region of the first sheet in which the contact terminals have been formed; and
- (c) performing electrical testing of the semiconductor integrated circuit by bringing the tip portions of the contact terminals into contact with the first electrodes, wherein:
- each of the tip portions of the contact terminals is disposed over the main surface of the first sheet so as to be positioned opposite to the corresponding one of the first electrodes, and
- the first electrodes are arranged in a plurality of rows along the periphery of each of the chip regions, and the first electrodes included in the first row and the first electrodes included in the second row are disposed alternately in a direction along the periphery of each of the chip regions.
- In another aspect of the present invention, there is provided a method of fabrication of a semiconductor integrated circuit device, which comprises the steps of:
-
- (a) preparing a semiconductor wafer which has been partitioned into a plurality of chip regions, each having a semiconductor integrated circuit formed thereover, and which has, formed over the main surface of the wafer, a plurality of first electrodes to be electrically connected to the semiconductor integrated circuit;
- (b) preparing a first card comprising a wiring substrate having first interconnects formed thereover; a first sheet having a plurality of contact terminals to be brought into contact with the first electrodes, and second interconnects to be electrically connected to the contact terminals, said second interconnects being electrically connected to the first interconnects, and tip portions of the contact terminals being fixed to the wiring substrate so as to be positioned opposite to the main surface of the semiconductor wafer; and a pressing mechanism for pressing, from the rear surface of the first sheet, a region of the first sheet in which the contact terminals have been formed, and
- (c) performing electrical testing of the semiconductor integrated circuit by bringing the tip portions of the contact terminals into contact with the first electrodes, wherein:
- each of the tip portions of the contact terminals is disposed over the main surface of the first sheet so as to be positioned opposite to the corresponding one of the first electrodes,
- the first sheet is formed by the steps of:
- (b-1) preparing a first substrate having crystallizability,
- (b-2) selectively and anisotropically etching the first substrate to form a plurality of first holes in a pyramid or trapezoidal pyramid form,
- (b-3) over each of the first holes, selectively forming a plurality of first metal films to fill therewith the first holes,
-
- (b-4) forming a first polyimide film over the first substrate and the first metal films,
- (b-5) selectively etching the first polyimide film to form a plurality of first opening portions reaching the first metal films,
- (b-6) forming, over the first polyimide film, a second metal film to embed therewith the first opening portions, and patterning the second metal film to form the second interconnects to be electrically connected to the first metal films,
- (b-7) forming a second polyimide film over the second interconnects and the first polyimide film,
- (b-8) bonding a second sheet onto the first substrate, forming a second opening portion in the second sheet over the first metal film, and forming a third opening portion in the second sheet over a first region, in which the first metal film has not been formed, over the first substrate,
- (b-9) forming, in the second opening portion, an elastic material to embed therewith the second opening portion, while the second sheet is bonded to the first substrate,
- (b-10) removing the first substrate and forming the contact terminals from the first metal films, and
- (b-11) removing the second polyimide film and the first polyimide film below the third opening portion, and
- wherein the second sheet has a linear expansion coefficient similar to that of the semiconductor wafer.
- In a further aspect of the invention, there is also provided a method of fabrication of a semiconductor integrated circuit device, which comprises the steps of:
-
- (a) preparing a semiconductor wafer which has been partitioned into a plurality of chip regions, each having a semiconductor integrated circuit formed thereover, and which has, formed over the main surface of the wafer, a plurality of first electrodes to be electrically connected to the semiconductor integrated circuit;
- (b) preparing a first card comprising a wiring substrate having first interconnects formed thereover; a first sheet having a plurality of contact terminals to be brought into contact with the first electrodes, and second interconnects to be electrically connected to the contact terminals, said second interconnects being electrically connected to the first interconnects and tip portions of the contact terminals being fixed to the wiring substrate so as to be opposite to the main surface of the semiconductor wafer; and a pressing mechanism for pressing, from the rear surface of the first sheet, a region of the first sheet in which the contact terminals have been formed, and
- (c) performing electrical testing of the semiconductor integrated circuit by bringing the tip portions of the contact terminals into contact with the first electrodes, wherein:
- each of the tip portions of the contact terminals is disposed over the main surface of the first sheet so as to be opposite to the corresponding one of the first electrodes, and
- the tip portions of the contact terminals each has a height greater than the particle size of dust which adheres to the semiconductor wafer during the manufacturing of the semiconductor integrated circuit device.
- In a still further aspect of the invention, there is also provided a method of fabrication of a semiconductor integrated circuit device, which comprises the steps of:
-
- (a) preparing a semiconductor wafer which has been partitioned into a plurality of chip regions, each having a semiconductor integrated circuit formed thereover, and which has, formed over the main surface of the wafer, a plurality of first electrodes to be electrically connected to the semiconductor integrated circuit;
- (b) preparing a first card comprising a wiring substrate having first interconnects formed thereover; a first sheet having a plurality of contact terminals to be brought into contact with the first electrodes, and second interconnects to be electrically connected to the contact terminals, said second interconnects being electrically connected to the first interconnects, and tip portions of the contact terminals being fixed to the wiring substrate so as to be opposite to the main surface of the semiconductor wafer; and a pressing mechanism for pressing, from the rear surface of the first sheet, a region of the first sheet in which the contact terminals have been formed; and
- (c) performing electrical testing of the semiconductor integrated circuit by bringing the tip portions of the contact terminals into contact with the first electrodes, wherein:
- each of the tip portions of the contact terminals is disposed over the main surface of the first sheet so as to be positioned opposite to the corresponding one of the first electrodes, and
- a first area of an electrical contact surface between the tip portion of a first contact terminal, of the contact terminals, through which a relatively large current flows during electrical testing, and the first electrode is greater than a second area of an electrical contact surface between the tip portion of a second contact terminal, of the contact terminals, through which a relatively small current flows during electrical testing, and the first electrode.
- The outline of the other features of the invention as described herein will be itemized.
- Item 1: A method of fabrication of a semiconductor integrated circuit device which comprises the steps of:
-
- (a) preparing a semiconductor wafer which has been partitioned into a plurality of chip regions, each having a semiconductor integrated circuit formed thereover, and which has, formed over the main surface of the wafer, a plurality of first electrodes to be electrically connected to the semiconductor integrated circuit;
- (b) preparing a first card comprising a wiring substrate having first interconnects formed thereover; a first sheet having a plurality of contact terminals to be brought into contact with the first electrodes and second interconnects to be electrically connected to the contact terminals, said second interconnects being electrically connected to the first interconnects, and tip portions of the contact terminals being fixed to the wiring substrate so as to be opposite to the main surface of the semiconductor wafer; and a pressing mechanism for pressing, from the rear surface of the first sheet, a region of the first sheet in which the contact terminals have been formed; and
- (c) performing electrical testing of the semiconductor integrated circuit by bringing the tip portions of the contact terminals into contact with the first electrodes, wherein:
- each of the tip portions of the contact terminals is disposed over the main surface of the first sheet so as to be positioned opposite to a corresponding one of the first electrodes, and wherein:
- the first electrodes are each a protruding electrode.
- Item 2: A method of fabrication of a semiconductor integrated circuit device, which comprises the steps of:
-
- (a) preparing a semiconductor wafer which has been partitioned into a plurality of chip regions, each having a semiconductor integrated circuit formed thereover, and which has, formed over the main surface of the wafer, a plurality of first electrodes to be electrically connected to the semiconductor integrated circuit;
- (b) preparing a first card comprising a wiring substrate having first interconnects formed thereover; a first sheet having a plurality of contact terminals to be brought into contact with the first electrodes, and second interconnects to be electrically connected to the contact terminals, said second interconnects being electrically connected to the first interconnects and tip portions of the contact terminals being fixed to the wiring substrate so as to be opposite to the main surface of the semiconductor wafer; and a pressing mechanism for pressing, from the rear surface of the first sheet, a region of the first sheet in which the contact terminals have been formed,
- (c) subjecting the semiconductor wafer to at least one of plasma treatment and washing treatment, and
- (d) performing electrical testing of the semiconductor integrated circuit by bringing the tip portions of the contact terminals into contact with the first electrodes, wherein:
- each of the tip portions of the contact terminals is disposed over the main surface of the first sheet so as to be positioned opposite to a corresponding one of the first electrodes.
- Item 3: A method of fabrication of a semiconductor integrated circuit device according to
Item 2, wherein: - the plasma treatment is ashing or etching with a fluorine gas.
- Item 4: A method of fabrication of a semiconductor integrated circuit device according to
Item 2, wherein: - the washing treatment is an ultrasonic washing treatment.
- Item 5: A method of fabrication of a semiconductor integrated circuit device which comprises the steps of:
-
- (a) preparing a semiconductor wafer which has been partitioned into a plurality of chip regions, each having a semiconductor integrated circuit formed thereover, and which has, formed over the main surface of the wafer, a plurality of first electrodes to be electrically connected to the semiconductor integrated circuit;
- (b) preparing a first card comprising a wiring substrate having first interconnects formed thereover; a first sheet having a plurality of contact terminals to be brought into contact with the first electrodes, and second interconnects to be electrically connected to the contact terminals, said second interconnects being electrically connected to the first interconnects, and tip portions of the contact terminals being fixed to the wiring substrate so as to be opposite to the main surface of the semiconductor wafer; and a pressing mechanism for pressing, from the rear surface of the first sheet, a region of the first sheet in which the contact terminals have been formed; and
- (c) performing electrical testing of the semiconductor integrated circuit by bringing the tip portions of the contact terminals into contact with the first electrodes, wherein:
- each of the tip portions of the contact terminals is disposed over the main surface of the first sheet so as to be positioned opposite to a corresponding one of the first electrodes, and
- said step (c) further comprises the steps of:
- (c1) after the tip portions of the contact terminals are brought into contact with the first electrodes, the tip portions of the contact terminals are moved in one way or reciprocated in a first direction relative to the first electrodes, and
- (c2) after the step (c1), the electrical testing is performed.
- Item 6: A method of fabrication of a semiconductor integrated circuit device according to
Item 5, wherein: -
- said first direction is a direction intersecting with the main surface of the semiconductor wafer.
- Item 7: A method of fabrication of a semiconductor integrated circuit device according to
Item 5, wherein: -
- the first electrodes each have aluminum as a main component.
- Item 8: A method of fabrication of a semiconductor integrated circuit device which comprises the steps of:
-
- (a) preparing a semiconductor wafer which has been partitioned into a plurality of chip regions, each having a semiconductor integrated circuit formed thereover, and which has, formed over the main surface of the wafer, a plurality of first electrodes to be electrically connected to the semiconductor integrated circuit;
- (b) preparing a first card comprising a wiring substrate having first interconnects formed thereover; a first sheet having a plurality of contact terminals to be brought into contact with the first electrodes, and second interconnects to be electrically connected to the contact terminals, said second interconnects being electrically connected to the first interconnects, and tip portions of the contact terminals being fixed to the wiring substrate so as to be opposite to the main surface of the semiconductor wafer; and a pressing mechanism for pressing, from the rear surface of the first sheet, a region of the first sheet in which the contact terminals have been formed; and
- (c) performing electrical testing of the semiconductor integrated circuit by bringing the tip portions of the contact terminals into contact with the first electrodes, wherein:
- the chip regions each have a plurality of circuit blocks,
- the first electrodes form a plurality of electrode groups to be electrically connected to the circuit blocks, respectively, and
- in the step (c), the electrical testing of the semiconductor integrated circuit is performed by bringing the tip portions of the contact terminals into contact with at least one of the electrode groups to be electrically connected to at least one selected from the circuit blocks.
- Item 9: A method of fabrication of a semiconductor integrated circuit device according to
Item 8, wherein: -
- each of the circuit blocks has, formed therein, a first circuit for checking each operation of the circuit blocks.
- Item 10: A method of fabrication of a semiconductor integrated circuit device which comprises the steps of:
-
- (a) preparing a semiconductor wafer which has been partitioned into a plurality of chip regions, each having a semiconductor integrated circuit formed thereover, and which has, formed over the main surface of the wafer, a plurality of first electrodes to be electrically connected to the semiconductor integrated circuit;
- (b) preparing a first card comprising a wiring substrate having first interconnects formed thereover; a first sheet having a plurality of contact terminals to be brought into contact with the first electrodes, and second interconnects to be electrically connected to the contact terminals, said second interconnects being electrically connected to the first interconnects, and tip portions of the contact terminals being fixed to the wiring substrate so as to be opposite to the main surface of the semiconductor wafer; and a pressing mechanism for pressing, from the rear surface of the first sheet, a region of the first sheet in which the contact terminals have been formed, and
- (c) performing electrical testing of the semiconductor integrated circuit by bringing the tip portions of the contact terminals into contact with the first electrodes, wherein:
- the chip regions each have a plurality of circuit blocks,
- the first electrodes are classified into a first electrode group to be electrically connected to a first circuit block, of the circuit blocks, and a second electrode group to be electrically connected to the circuit block(s) other than the first circuit block,
- the second electrode group is disposed in a second region along the periphery of the chip region and the first electrode group is disposed in a third region inside of the second region, and
- in the step (c), the electrical testing of the semiconductor integrated circuit is performed by bringing the tip portions of the contact terminals into contact with the first electrode group.
- Item 11: A method of fabrication of a semiconductor integrated circuit device which comprises the steps of:
-
- (a) preparing a semiconductor wafer which has been partitioned into a plurality of chip regions, each having a semiconductor integrated circuit formed thereover, and which has a plurality of first electrodes formed over the main surface of the wafer;
- (b) preparing a first card comprising a wiring substrate having first interconnects formed thereover; a first sheet having a plurality of contact terminals to be brought into contact with the first electrodes, and second interconnects to be electrically connected to the contact terminals, said second interconnects being electrically connected to the first interconnects, and tip portions of the contact terminals being fixed to the wiring substrate so as to be opposite to the main surface of the semiconductor wafer; and a pressing mechanism for pressing, from the rear surface of the first sheet, a region of the first sheet in which the contact terminals have been formed, and
- (c) performing electrical testing of the semiconductor integrated circuit by bringing the tip portions of the contact terminals into contact with the first electrodes, wherein:
- each of the tip portions of the contact terminals is disposed over the main surface of the first sheet so as to be positioned opposite to a corresponding one of the first electrodes, and
- the first electrodes are disposed in a second region along the periphery of the chip region and are classified into a third electrode group disposed at corners of the chip region and a second electrode group other than the third electrode group.
- Item 12: A method of fabrication of a semiconductor integrated circuit device according to
Item 11, wherein: -
- the chip regions each has, formed therein, a first circuit which checks operations of the semiconductor integrated circuit and is to be electrically connected to the third electrode group,
- in the step (c), the electrical testing of the semiconductor integrated circuit device is performed by bringing the tip portions of the contact terminals into contact with the third electrode group.
- Item 13: A method of fabrication of a semiconductor integrated circuit device according to
Item 11, wherein: -
- the second electrode group is electrically connected to the semiconductor integrated circuit, and
- in the step (c), the electrical testing of the semiconductor integrated circuit device is performed by bringing the tip portions of the contact terminals into contact with the second electrode group and the third electrode group.
- Item 14: A method of fabrication of a semiconductor integrated circuit device which comprises the steps of:
-
- (a) preparing a semiconductor wafer which has been partitioned into a plurality of chip regions, each having a semiconductor integrated circuit formed thereover, and which has, formed over the main surface of the wafer, a plurality of first electrodes to be electrically connected to the semiconductor integrated circuit;
- (b) preparing a first card comprising a wiring substrate having first interconnects formed thereover; a first sheet having a plurality of contact terminals to be brought into contact with the first electrodes, and second interconnects to be electrically connected to the contact terminals, said second interconnects being electrically connected to the first interconnects, and tip portions of the contact terminals being fixed to the wiring substrate so as to be opposite to the main surface of the semiconductor wafer; and a pressing mechanism for pressing, from the rear surface of the first sheet, a region of the first sheet in which the contact terminals have been formed, and
- (c) performing electrical testing of the semiconductor integrated circuit by bringing the tip portions of the contact terminals into contact with the first electrodes in the chip regions, wherein:
- each of the tip portions of the contact terminals is disposed over the main surface of the first sheet so as to be positioned opposite to a corresponding one of the first electrodes.
- Item 15: A method of fabrication of a semiconductor integrated circuit device which comprises the steps of:
-
- (a) preparing a semiconductor chip which has a semiconductor integrated circuit formed thereover and which has, over the main surface of the chip, a plurality of first electrodes to be electrically connected to the semiconductor integrated circuit;
- (b) preparing a first card comprising a wiring substrate having first interconnects formed thereover; a first sheet having a plurality of contact terminals to be brought into contact with the first electrodes, and second interconnects to be electrically connected to the contact terminals, said second interconnects being electrically connected to the first interconnects, and tip portions of the contact terminals being fixed to the wiring substrate so as to be opposite to the main surface of the semiconductor wafer; and a pressing mechanism for pressing, from the rear surface of the first sheet, a region of the first sheet in which the contact terminals have been formed, and
- (c) performing electrical testing of the semiconductor integrated circuit by bringing the tip portions of the contact terminals into contact with the first electrodes, wherein:
- each of the tip portions of the contact terminals is disposed over the main surface of the first sheet so as to be positioned opposite to a corresponding one of the first electrodes, and
- the first electrodes are arranged in a plurality of rows along the periphery of the semiconductor chip, and the first electrodes included in the first row and the first electrodes included in the second row are disposed alternately in a direction along the periphery of the semiconductor chip.
- Item 16: A method of fabrication of a semiconductor integrated device according to
claim 15, wherein:
- the first electrode is a protruding electrode having gold as a main component and is rectangular, as seen in plan view, with long sides and short sides, said long sides extending toward the periphery of the semiconductor chip.
- Item 17: A method of fabrication of a semiconductor integrated circuit device according to
claim 15, wherein: - the semiconductor integrated circuit device includes an LCD driver.
- Item 18: A method of fabrication of a semiconductor integrated circuit device according to
claim 15, wherein: - in the first sheet, the second interconnects have a plurality of interconnect layers.
- Item 19: A method of fabrication of a semiconductor integrated circuit device which comprises the steps of:
-
- (a) preparing a semiconductor chip which has a semiconductor integrated circuit formed thereover and which has, over the main surface of the chip, a plurality of first electrodes to be electrically connected to the semiconductor integrated circuit;
- (b) preparing a first card comprising a wiring substrate having first interconnects formed thereover; a first sheet having a plurality of contact terminals to be brought into contact with the first electrodes, and second interconnects to be electrically connected to the contact terminals, said second interconnects being electrically connected to the first interconnects, and tip portions of the contact terminals being fixed to the wiring substrate so as to be opposite to the main surface of the semiconductor wafer; and a pressing mechanism for pressing, from the rear surface of the first sheet, a region of the first sheet in which the contact terminals have been formed, and
- (c) performing electrical testing of the semiconductor integrated circuit by bringing the tip portions of the contact terminals into contact with the first electrodes, wherein:
- each of the tip portions of the contact terminals is disposed over the main surface of the first sheet so as to be positioned opposite to the corresponding one of the first electrodes,
- said first sheet is formed by the steps of:
- (b-1) preparing a first substrate having crystallizability,
- (b-2) selectively and anisotropically etching the first substrate to form a plurality of first holes in the pyramid or trapezoidal pyramid form,
- (b-3) over each of the first holes, selectively forming a plurality of first metal films to fill therewith the first holes,
- (b-4) forming a first polyimide film over the first substrate and the first metal films,
- (b-5) selectively etching the first polyimide film to form a plurality of first opening portions reaching the first metal films,
- (b-6) forming, over the first polyimide film, a second metal film to embed therewith the first opening portions and patterning the second metal film to form the second interconnects to be electrically connected to the first metal films,
- (b-7) forming a second polyimide film over the second interconnects and the first polyimide film,
- (b-8) bonding a second sheet onto the first substrate, forming a second opening portion in the second sheet over the first metal film, and forming a third opening portion in the second sheet over a first region, in which the first metal film has not been formed, over the first substrate,
- (b-9) forming, in the second opening portion, an elastic material to embed therewith the second opening portion, while the second sheet is bonded to the first substrate,
- (b-10) removing the first substrate and forming the contact terminals from the first metal films, and
- (b-11) removing the second polyimide film and the first polyimide film below the third opening portion, and
- the second sheet has a linear expansion coefficient similar to that of the semiconductor chip.
- Item 20: A method of fabrication of a semiconductor integrated circuit device according to claim 19, wherein:
-
- the second sheet is made of 42 alloy or invar.
- Item 21: A method of fabrication of a semiconductor integrated circuit device according to claim 19, wherein:
- the first metal film includes a first metal layer and a second metal layer,
-
- the step (b3) further comprises the steps of: forming the first metal layer over the first substrate and forming the second metal layer over the first metal layer, and
- the first metal layer has a higher hardness than the second metal layer and has oxidation resistance.
- Item 22: A method of fabrication of a semiconductor integrated circuit device according to
Item 21, wherein: -
- the first metal layer has rhodium as a main component, and
- the second metal layer has nickel or copper as a main component.
- Item 23: A method of fabrication of a semiconductor integrated circuit device according to
Item 22, wherein: -
- the first metal layer has a thickness of from 1 to 4 μm.
- Item 24: A method of fabrication of a semiconductor integrated circuit device which comprises the steps of:
-
- (a) preparing a semiconductor chip which has a semiconductor integrated circuit formed thereover and which has, over the main surface of the chip, a plurality of first electrodes to be electrically connected to the semiconductor integrated circuit;
- (b) preparing a first card comprising a wiring substrate having first interconnects formed thereover; a first sheet having a plurality of contact terminals to be brought into contact with the first electrodes, and second interconnects to be electrically connected to the contact terminals, said second interconnects being electrically connected to the first interconnects, and tip portions of the contact terminals being fixed to the wiring substrate so as to be opposite to the main surface of the semiconductor wafer; and a pressing mechanism for pressing, from the rear surface of the first sheet, a region of the first sheet in which the contact terminals have been formed, and
- (c) performing electrical testing of the semiconductor integrated circuit by bringing the tip portions of the contact terminals into contact with the first electrodes, wherein:
- each of the tip portions of the contact terminals is disposed over the main surface of the first sheet so as to be positioned opposite to a corresponding one of the first electrodes, and
- the tip portions of the contact terminals each has a height greater than the particle size of dust which adheres to the semiconductor chip during the manufacturing of the semiconductor integrated circuit device.
- Item 25: A method of fabrication of a semiconductor integrated circuit device which comprises the steps of:
-
- (a) preparing a semiconductor chip which has a semiconductor integrated circuit formed thereover and which has, over the main surface of the chip, a plurality of first electrodes to be electrically connected to the semiconductor integrated circuit;
- (b) preparing a first card comprising a wiring substrate having first interconnects formed thereover; a first sheet having a plurality of contact terminals to be brought into contact with the first electrodes, and second interconnects to be electrically connected to the contact terminals, said second interconnects being electrically connected to the first interconnects, and tip portions of the contact terminals being fixed to the wiring substrate so as to be opposite to the main surface of the semiconductor wafer; and a pressing mechanism for pressing, from the rear surface of the first sheet, a region of the first sheet in which the contact terminals have been formed, and
- (c) performing electrical testing of the semiconductor integrated circuit by bringing the tip portions of the contact terminals into contact with the first electrodes, wherein:
- each of the tip portions of the contact terminals is disposed over the main surface of the first sheet so as to be positioned opposite to a corresponding one of the first electrodes, and
- a first area of an electrical contact surface between the tip portion of a first contact terminal, of the contact terminals, through which a relatively large current flows upon electrical testing, and the first electrode is greater than a second area of an electrical contact surface between the tip portion of a second contact terminal, of the contact terminals, through which a relatively small current flows upon electrical testing, and the first electrode.
- Item 26: A method of fabrication of a semiconductor integrated circuit device according to
claim 25, wherein: -
- protrusions in the pyramid or trapezoidal pyramid form are disposed at the tip portions of the contact terminals, and
- the number of the protrusions disposed at the tip portion of the first contact terminal is greater than that disposed at the tip portion of the second contact terminal.
- Item 27: A method of fabrication of a semiconductor integrated circuit device according to
claim 25, wherein: -
- protrusions in the pyramid or trapezoidal pyramid form are disposed at the tip portions of the contact terminals, and
- the protrusion disposed at the tip portion of the first contact terminal has a larger size, as seen in plan view, than that disposed at the tip portion of the second contact terminal and these protrusions are equal in height.
- Advantages available by the typical aspects and features of the invention as disclosed herein will be described briefly.
- The present invention makes it possible to carry out electrical testing (probe testing) of a semiconductor integrated circuit device having test pads disposed at narrow pitches.
-
FIG. 1 is a fragmentary plan view of the lower surface of a probe card according toEmbodiment 1 of the invention; -
FIG. 2 is a cross-sectional view taken along a line A-A ofFIG. 1 ; -
FIG. 3 is a plan view of a semiconductor chip which is subjected to probe testing with the probe card according toEmbodiment 1 of the invention; -
FIG. 4 is a perspective view of a pad formed over a semiconductor chip as illustrated inFIG. 3 ; -
FIG. 5 is a fragmentary cross-sectional view illustrating a method of connecting the semiconductor chip, as illustrated inFIG. 4 , to a liquid crystal panel; -
FIG. 6 is a fragmentary plan view of a thin film sheet constituting the probe card ofEmbodiment 1 of the invention; -
FIG. 7 is a cross-sectional view taken along a line B-B ofFIG. 6 ; -
FIG. 8 is a cross-sectional view taken along a line C-C ofFIG. 6 ; -
FIG. 9 is a fragmentary plan view of a thin film sheet constituting the probe card ofEmbodiment 1 of the invention; -
FIG. 10 is a fragmentary plan view of a thin film sheet constituting the probe card ofEmbodiment 1 of the invention; -
FIG. 11 is a fragmentary plan view of a thin film sheet constituting the probe card ofEmbodiment 1 of the invention; -
FIG. 12 is a cross-sectional view taken along a line D-D ofFIG. 11 ; -
FIG. 13 is a cross-sectional view taken along a line E-E ofFIG. 11 ; -
FIG. 14 is a fragmentary cross-sectional view illustrating a step in the manufacture of a thin film sheet constituting the probe card ofEmbodiment 1 of the invention; -
FIG. 15 is a fragmentary cross-sectional view of the thin film sheet in a manufacturing step following that ofFIG. 14 ; -
FIG. 16 is a fragmentary cross-sectional view of the thin film sheet in a manufacturing step following that ofFIG. 15 ; -
FIG. 17 is a fragmentary cross-sectional view of the thin film sheet in a manufacturing step following that ofFIG. 16 ; -
FIG. 18 is a fragmentary cross-sectional view of the thin film sheet in a manufacturing step following that ofFIG. 17 ; -
FIG. 19 is a fragmentary cross-sectional view of the thin film sheet in a manufacturing step following that ofFIG. 18 ; -
FIG. 20 is a fragmentary cross-sectional view of the thin film sheet in a manufacturing step following that ofFIG. 19 ; -
FIG. 21 is a fragmentary cross-sectional view of the thin film sheet in a manufacturing step following that ofFIG. 20 ; -
FIG. 22 is a fragmentary cross-sectional view of the thin film sheet in a manufacturing step following that ofFIG. 21 ; -
FIG. 23 is a fragmentary cross-sectional view of the thin film sheet in a manufacturing step following that ofFIG. 22 ; -
FIG. 24 is a fragmentary cross-sectional view illustrating the contact between a probe of the thin film sheet constituting the probe card ofEmbodiment 1 of the invention and a pad of a semiconductor chip; -
FIG. 25 is a fragmentary cross-sectional view illustrating the contact between a probe of the thin film sheet constituting the probe card ofEmbodiment 1 of the invention and a pad of a semiconductor chip; -
FIG. 26 is a fragmentary plan view of a thin film sheet constituting the probe card ofEmbodiment 1 of the invention; -
FIG. 27 is a fragmentary cross-sectional view taken along a line F-F ofFIG. 26 ; -
FIG. 28 is a fragmentary plan view of a thin film sheet constituting the probe card ofEmbodiment 1 of the invention; -
FIG. 29 is a fragmentary cross-sectional view taken along a line F-F ofFIG. 28 ; -
FIG. 30 is a fragmentary plan view of a thin film sheet constituting the probe card ofEmbodiment 1 of the invention; -
FIG. 31 is a fragmentary cross-sectional view taken along a line F-F ofFIG. 30 ; -
FIG. 32 is a fragmentary plan view of a thin film sheet constituting the probe card ofEmbodiment 1 of the invention; -
FIG. 33 is a fragmentary cross-sectional view taken along a line F-F ofFIG. 32 ; -
FIG. 34 is a fragmentary plan view of a thin film sheet constituting the probe card ofEmbodiment 1 of the invention; -
FIG. 35 is a fragmentary cross-sectional view taken along a line F-F ofFIG. 34 ; -
FIG. 36 is a fragmentary plan view of a thin film sheet constituting a probe card ofEmbodiment 2 of the invention; -
FIG. 37 is a fragmentary plan view of a thin film sheet constituting the probe card ofEmbodiment 2 of the invention; -
FIG. 38 is a fragmentary plan view of a thin film sheet constituting the probe card ofEmbodiment 2 of the invention; -
FIG. 39 is a fragmentary cross-sectional view taken along a line G-G ofFIG. 38 ; -
FIG. 40 is a fragmentary cross-sectional view of a thin film sheet constituting a probe card ofEmbodiment 3 of the invention; -
FIG. 41 is a fragmentary cross-sectional view of a probe card ofEmbodiment 4 of the invention and a semiconductor chip to be subjected to probe testing using the probe card; -
FIG. 42 is a fragmentary cross-sectional view of the probe card ofEmbodiment 4 of the invention and a semiconductor chip to be subjected to probe testing using the probe card; -
FIG. 43 is a fragmentary cross-sectional view of the probe card ofEmbodiment 4 of the invention and a semiconductor chip to be subjected to probe testing using the probe card; -
FIG. 44 is a plan view of a semiconductor chip to be subjected to probe testing using a probe card having cantilever type probes; -
FIG. 45 is a plan view of a semiconductor chip to be subjected to probe testing using the probe card ofEmbodiment 4 of the invention; -
FIG. 46 is a plan view of a semiconductor chip to be subjected to probe testing using the probe card ofEmbodiment 4 of the invention; -
FIG. 47 is a fragmentary cross-sectional view illustrating a probe testing step performed by a probe card ofEmbodiment 5 of the invention; -
FIG. 48 is a fragmentary cross-sectional view of a semiconductor integrated circuit device during a manufacturing step following the probe testing step ofFIG. 47 ; -
FIG. 49 is a fragmentary cross-sectional view of the semiconductor integrated circuit device during a manufacturing step following that ofFIG. 48 ; -
FIG. 50 is a fragmentary cross-sectional view illustrating a probe testing step performed by the probe card ofEmbodiment 5 of the invention; -
FIG. 51 is a fragmentary cross-sectional view of the semiconductor integrated circuit device during a manufacturing step following the probe testing step ofFIG. 50 ; -
FIG. 52 is a fragmentary cross-sectional view of the semiconductor integrated circuit device during a manufacturing step following that ofFIG. 51 ; -
FIG. 53 is a fragmentary cross-sectional view of the semiconductor integrated circuit device during a manufacturing step following that ofFIG. 52 ; -
FIG. 54 is a fragmentary enlarged cross-sectional view illustrating a substantial portion ofFIG. 50 ; -
FIG. 55 is a fragmentary plan view illustrating a lower electrode after probe testing by the probe card ofEmbodiment 5 of the invention; -
FIG. 56 is a fragmentary cross-sectional view of the semiconductor integrated circuit device during a manufacturing step following the probe testing step ofFIG. 54 ; -
FIG. 57 is a fragmentary cross-sectional view illustrating a probe testing step performed by a probe card ofEmbodiment 6 of the invention; -
FIG. 58 is a fragmentary plan view illustrating a pad after a probe testing step by the probe card ofEmbodiment 6 of the invention; -
FIG. 59 is a fragmentary cross-sectional view illustrating the semiconductor integrated circuit device during a manufacturing step following the probe testing step ofFIG. 58 ; -
FIG. 60 is a fragmentary cross-sectional view illustrating a eutectic crystal surface between the wire ball and the pad inFIG. 59 ; -
FIG. 61 is a fragmentary cross-sectional view of a semiconductor integrated circuit device according toEmbodiment 6 during a manufacturing step; -
FIG. 62 is a fragmentary cross-sectional view of the semiconductor integrated circuit device during a manufacturing step following that ofFIG. 61 ; -
FIG. 63 is a fragmentary cross-sectional view of the semiconductor integrated circuit device during a manufacturing step following that ofFIG. 62 ; -
FIG. 64 is a fragmentary perspective view of the semiconductor integrated circuit device ofEmbodiment 6 of the invention during a manufacturing step; -
FIG. 65 is a fragmentary perspective view of the semiconductor integrated circuit device during a manufacturing step following that ofFIG. 64 ; -
FIG. 66 is a fragmentary perspective view of the semiconductor integrated circuit device during a manufacturing step following that ofFIG. 65 ; -
FIG. 67 is a fragmentary perspective view of the semiconductor integrated circuit device during a manufacturing step following that ofFIG. 66 ; -
FIG. 68 is a fragmentary cross-sectional view of a semiconductor integrated circuit device according toEmbodiment 7 of the invention during its manufacturing step; -
FIG. 69 is a fragmentary cross-sectional view of the semiconductor integrated circuit device during a manufacturing step following that ofFIG. 68 ; -
FIG. 70 is a fragmentary cross-sectional view of the semiconductor integrated circuit device during a manufacturing step following that ofFIG. 69 ; -
FIG. 71 is a fragmentary cross-sectional view illustrating a probe testing step performed by a probe card ofEmbodiment 8 of the invention; -
FIG. 72 is a fragmentary cross-sectional view during a probe testing step following that ofFIG. 71 ; -
FIG. 73 is a fragmentary cross-sectional view during a probe testing step following that ofFIG. 72 ; -
FIG. 74 is a fragmentary plan view of a semiconductor chip to be subjected to a probe testing step by a probe card according toEmbodiment 9 of the invention; -
FIG. 75 is a fragmentary plan view of a semiconductor chip to be subjected to a probe testing step by a probe card according toEmbodiment 10 of the invention; -
FIG. 76 is a fragmentary plan view illustrating a bonding method, to a lead frame, of the semiconductor chip as illustrated inFIG. 75 ; -
FIG. 77 is a fragmentary plan view of a semiconductor chip to be subjected to a probe testing step by a probe card according toEmbodiment 11 of the invention; -
FIG. 78 is a fragmentary plan view of a semiconductor chip to be subjected to a probe testing step by a probe card according toEmbodiment 12 of the invention; -
FIG. 79 is a fragmentary plan view of a prober investigated by the present inventors; -
FIG. 80 is an enlarged fragmentary plan view of one region inFIG. 79 during a probe testing step; -
FIG. 81 is a fragmentary cross-sectional view illustrating a substantial portion of the cross-section taken along a line C-C ofFIG. 80 ; -
FIG. 82 is an enlarged fragmentary plan view of one region inFIG. 79 during a probe testing step following that ofFIG. 80 ; -
FIG. 83 is a fragmentary cross-sectional view illustrating a substantial portion of the cross-section taken along a line C-C ofFIG. 82 ; -
FIG. 84 is an enlarged fragmentary plan view of one region inFIG. 79 during a probe testing step; -
FIG. 85 is a fragmentary cross-sectional view illustrating a substantial portion of the cross-section taken along a line D-D ofFIG. 84 ; -
FIG. 86 is an enlarged fragmentary plan view of one region inFIG. 79 during a probe test step following that ofFIG. 84 ; -
FIG. 87 is a fragmentary cross-sectional view illustrating a substantial portion of the cross-section taken along a line D-D ofFIG. 86 ; and -
FIG. 88 is a plan view of a semiconductor wafer having, formed thereover, semiconductor chip regions which are to be subjected to probe testing using the probe card ofEmbodiment 1 of the invention. - Prior to a detailed description of the invention, the meanings of the terms used herein will be described.
- The term “wafer” means a single crystal silicon substrate (usually having a substantially flat disk form), an SOI (Silicon On Insulator) substrate, a sapphire substrate, a glass substrate, or any other insulating, semi-insulating or semiconductor substrate, or a composite substrate thereof which is used for the fabrication of integrated circuits. The term “semiconductor integrated circuit device” as used herein means not only those devices fabricated over a semiconductor or insulator substrate, such as a silicon wafer or sapphire substrate, but also those formed over other insulating substrates, such as glass substrates, e.g., TFT (Thin Film Transistor) and STN (Super-Twisted-Nematic) liquid crystals, unless otherwise specifically indicated.
- The term “device surface” means a main surface of a wafer over which device patterns corresponding to plural chip regions are to be formed by lithography.
- The term “contact terminal” means a silicon wafer integrally formed with interconnect layers and tip portions electrically connected thereto by employing a wafer process similar to that used for the fabrication of a semiconductor integrated circuit, that is, a patterning method using photolithography, CVD (Chemical Vapor Deposition), sputtering and etching in any combination.
- The term “thin film probe” means a thin film which has, disposed thereover, contact terminals arranged to come in contact with a wafer to be tested, and interconnects which are led from the contact terminals and have an electrode for outside contact. The thickness of this thin film probe is about 10 μm to 100 μm.
- The term “probe card” means a structural body having a contact terminal to be brought into contact with a wafer to be tested and a multilayer wiring substrate, while the term “semiconductor inspection apparatus” means an inspection apparatus having a probe card and a sample holder on which a wafer to be tested is placed.
- The term “probe testing” means electrical testing, by using a prober, of a wafer whose wafer step has been completed, more specifically electrical testing of a semiconductor integrated circuit by pressing the tip portion of the contact terminal against an electrode formed over the main surface of a chip region. In the probe testing, the circuit is judged as defective or non-defective based on the results of a function test for finding whether the product functions according to specification or not, or according to the results of the tests on DC operating characteristics and AC operating characteristics. The probe testing is discriminated from a selection test (final test) to be performed after the wafer is divided into chips (or after completion of the packaging).
- In the description of the embodiments, a description may be made after the subject matter is divided in plural sections or in plural embodiments, if necessary for convenience's sake. These plural sections or embodiments are not independent of each other, but are in a relation such that one is a modification, represents an example, shown details or is a complementary description of a part or whole of the other one, unless otherwise specifically indicated.
- In the description of the embodiments, when reference is made to a number of elements (including the number, value, amount and range), the number is not limited to a specific number, but can be greater than or less than the specific number, unless otherwise it is specifically indicated or principally apparent that the number is limited to the specific number.
- Moreover in the description of the embodiments, it is needless to say that the constituting elements (including element steps) are not always essential unless otherwise specifically indicated or it is principally apparent that they are essential.
- Similarly, in the description of the embodiments, when reference is made to a shape or positional relationship of the constituting elements, that substantially analogous or similar to it is also embraced, unless otherwise specifically indicated or it is principally apparent that it is not. This also applies to the above-described value and range.
- In all of the drawings, like membershaving the same function will be identified by like reference numerals and overlapping descriptions thereof will be omitted.
- In the drawings used to illustrate the below-described embodiments, even a plan view is sometimes partially hatched for facilitating an understanding of it.
- In the description of embodiments, a MISFET (Metal Insulator Semiconductor Field Effect Transistor) typifying field effect transistors will be abbreviated as MIS.
- The embodiments of the invention will be described more specifically based on the accompanying drawings.
-
FIG. 1 is a fragmentary plan view of the lower surface of a probe card according toEmbodiment 1, andFIG. 2 is a cross-sectional view taken along a line A-A ofFIG. 1 . - As illustrated in
FIGS. 1 and 2 , the probe card (first card) ofEmbodiment 1 is made of, for example, amultilayer wiring substrate 1, a thin film sheet (thin film probe (first sheet)) 2 and a plunger (pressing mechanism) 3. Thethin film sheet 2 is fixed to the lower surface of themultilayer wiring substrate 1 by apresser ring 4, and theplunger 3 is attached to the upper surface of themultilayer wiring substrate 1. Anopening portion 5 is located at the center of themultilayer wiring substrate 1, and, in thisopening portion 5, thethin film sheet 2 and theplunger 3 are bonded via anadhesive ring 6. - Over the lower surface of the
thin film sheet 2, a plurality of probes (contact terminals) 7, for example, having a pyramid form or trapezoidal pyramid form are provided. In thethin film sheet 2, there are a plurality of interconnects which are electrically connected to therespective probes 7 and extend from eachprobe 7 to the end portion of thethin film sheet 2. Over the lower surface of themultilayer wiring substrate 1, there are a plurality of receivers (not illustrated) having an electrical contact with the end portions of the interconnects. The receivers are electrically connected, via an interconnect (first interconnect) formed in themultilayer wiring substrate 1, to POGOseats 8 disposed over the upper surface of themultilayer wiring substrate 1. These POGO seats 8 each has a function of receiving a pin for introducing signals from a tester to the probe card. - In this
Embodiment 1, thethin film sheet 2 is made of, for example, a thin film composed mainly of polyimide. In this Embodiment, since such athin film sheet 2 has flexibility, theplunger 3 is able to press, from the upper surface (reverse surface) of thethin film sheet 2 in response to a pressing tool (pressing mechanism) 9, thethin film sheet 2 in a region having theprobes 7 formed therein in order to bring all theprobes 7 into contact with the pad of a chip (semiconductor integrated circuit device). In other words, a certain pressure is applied to thepressing tool 9 by the elastic power of a spring 3A disposed in theplunger 3. InEmbodiment pressing tool 9. A probe card structured so that a plunger presses probes in order to bring all the probes into contact with the pad of a chip is described, for example, in Japanese Unexamined - In
Embodiment 1, a chip having an LCD (Liquid Crystal Display) driver formed thereover, for example, is subjected to probe testing (electrical testing) using the probe card.FIG. 88 is a plan view of a wafer WH partitioned into a plurality of chips (chip regions) 10. The wafer WH partitioned into thechips 10 is subjected to probe testing using the probe card ofEmbodiment 1.FIG. 3 includes a plan view of thechip 10 and a partially enlarged view thereof. Thechip 10 is made of, for example, a single crystal silicon substrate, and, over the main surface of the chip, an LCD driver circuit is formed. At the periphery of the main surface of thechip 10, there are a large number of pads (first electrodes) 11 and 12 which are electrically connected to the LCD driver circuit. InFIG. 3 , thepads 11 arranged along the upper long side and both short sides of thechip 10 each serves as an output terminal, whilepads 12 arranged along the lower long side of thechip 10 each serve as an input terminal. The number of the output terminals of the LCD driver is greater than that of the input terminals so that in order to widen the distance between twoadjacent pads 11 as much as possible, thepads 11 are arranged in two rows along the upper long side and both short sides of thechip 10; and, besides, these two rows of thepads 11 on the upper long side and both short sides of thechip 10 are arranged alternately. InEmbodiment 1, the pitch LP between twoadjacent pads 11 is about 45 μm. InEmbodiment 1, thepads 11 are each rectangular as seen in plan view. The length LA of the long side extending in a direction crossing (at right angles) with the outer circumference of thechip 10 is about 80 μm, while the length LB of the short side extending along the outer circumference of thechip 10 is about 30 μm. - The
pads chip 10 by electroplating, electroless plating, deposition, sputtering or the like.FIG. 4 is a perspective view of thepad 11. Thepad 11 has a height LC of about 15 μm, and thepad 12 has a similar height. - The
chip 10 can be manufactured by forming LCD driver circuits (semiconductor integrated circuits) or input/output terminals (bonding pads) in a large number of partitioned chip regions over the main surface of the wafer in accordance with conventional semiconductor fabrication technology, forming thepads 11 over the input/output terminals by the above-described method, and dicing the wafer into respective chip regions. InEmbodiment 1, the probe testing is performed for each chip region prior to the dicing of the wafer. Upon description of the probe testing (step by which thepads chip 10 will mean each chip region before the dicing of the wafer, unless otherwise specifically indicated. -
FIG. 5 is a fragmentary cross-sectional view illustrating a method of connection of thechip 10 to a liquid crystal panel. As illustrated inFIG. 5 , the liquid crystal panel has, for example, aglass substrate 16 havingpicture electrodes liquid crystal layer 17, and aglass substrate 18 disposed opposite to theglass substrate 16 via theliquid crystal layer 17. InEmbodiment 1, thechip 10 can be connected to the liquid crystal panel by facedown bonding of thechip 10 so that thepads picture electrodes glass substrate 16 of the liquid crystal panel, respectively. -
FIG. 6 is an enlarged fragmentary plan view illustrating a portion of a region over the lower surface of thethin film sheet 2 in which theprobes 7 have been formed;FIG. 7 is a fragmentary cross-sectional view taken along a line B-B ofFIG. 6 ; andFIG. 8 is a fragmentary cross-sectional view taken along a line C-C ofFIG. 6 . - Each of the
probes 7 is a portion of themetal film thin film sheet 2, and it is, of themetal film thin film sheet 2. Theprobes 7 are disposed over the main surface of thethin film sheet 2 according to the positions of thepads chip 10.FIG. 6 illustrates the positions of theprobes 7 corresponding to thepads 11. Of theseprobes 7, probes 7A correspond to thepads 11 of a row which is relatively near to the outer circumference of the chip 10 (this row will hereinafter be called “first row”) among thepads 11 arranged in two rows, whileprobes 7B correspond to thepads 11 of the other row which is relatively far from the outer circumference of the chip 10 (which will hereinafter be called “second row”) among thepads 11 arranged in two rows. The distance between the nearest twoprobes 7A and 7 b is defined as distance LX in the horizontal direction and distance LY in the vertical direction. The distance LX is 22.5 μm, half of the pitch LP of twoadjacent pads 11. InEmbodiment 1, the distance LY is about 100 μm. - The
metal films polyimide film 22 is formed over themetal films polyimide film 22, an interconnect (second interconnect) 23 is connected to eachmetal film 21. Theinterconnect 23 is in contact with themetal films hole 24 formed in thepolyimide film 23. Over thepolyimide film 22 andinterconnect 23, apolyimide film 25 is formed. - As described above, the
metal films probes polyimide film 22, the through-hole 24 reaching each of themetal films metal film 21A having theprobe 7A formed therein and the through-hole 24, and a plane pattern of themetal film 21B having theprobe 7B formed therein and the through-hole 24 are disposed in the same direction, there is a fear that, owing to the inevitable contact between theadjacent metal film 21A andmetal film 21B, an input/output available from theprobe 7A and that from 7B would not be independent of each other. In thisEmbodiment 1, as illustrated inFIG. 6 , the plane pattern of themetal film 21B having theprobe 7B formed therein and the through-hole 24 is obtained by turning by 180 degrees the plane pattern of themetal film 21A having theprobe 7A formed therein and the through-hole 24. This makes it possible to avoid planar arrangement, on a horizontal line on the paper, of the width portion of themetal film 21A having theprobe 7A and through-hole 24 arranged therein and the width portion of themetal 21B having theprobe 7B and the through-hole 24 arranged therein. Instead, the forward tapered portions, as a planar shape, of themetal film 21A andmetal film 21B are arranged on a horizontal line on the paper. As a result, such inconveniences as inevitable contact between theadjacent metal film 21A andmetal film 21B can be prevented. In addition, even if thepads 11 are disposed at narrow pitches (refer toFIG. 3 ), theprobes - In
Embodiment 1, thechip having pads 11 arranged in two rows was described based onFIG. 3 . When the chip has pads arranged in one row, on the other hand, athin film sheet 2, as illustrated inFIG. 9 , in which the width portions of themetal films 21A have been arranged on a horizontal line on the paper, can be used. When the chip has a greater number of thepads 11, they are sometimes arranged in at least 3 rows.FIG. 10 is a fragmentary plan view of athin film sheet 2 suited for thepads 11 arranged in three rows, whileFIG. 11 is a fragmentary plan view of athin film sheet 2 suited for thepads 11 arranged in four rows. When the size of the chip is not changed, the distance LX as explained usingFIG. 6 becomes narrower with an increase in the number ofpads 11 and there is a fear that contact between the metal films, including themetal films FIGS. 10 and 11 , by using, asmetal films metal film 21A ofFIG. 6 , such inconveniences as mutual contacts amongmetal films metal film 21A illustrated inFIG. 6 is turned by 45 degrees. It is needless to say that the angle of the plane pattern to be turned is not limited to 45 degrees, but it may be another angle if mutual contact amongfilms metal film 21C has aprobe 7C corresponding to thepad 11 which is disposed at an inner position within thechip 10 relative to thepad 11 to which theprobe 7B corresponds, while themetal film 21D has aprobe 7D corresponding to thepad 11 which is disposed at an inner position within thechip 10 relative to thepad 11 to which theprobe 7C corresponds. -
FIG. 12 is a fragmentary cross-sectional view taken along a line D-D ofFIG. 11 , andFIG. 13 is a fragmentary cross-sectional view taken along a line E-E ofFIG. 11 . When themetal films 21A to 21D having theprobes 7A to 7D corresponding to the four rows of thepads 11 are arranged as illustrated inFIG. 11 , it becomes difficult to form, as one interconnect layer, all the overlying interconnects electrically connected to themetal films 21A to 21D. This is because mutual contact between themetal films 21A to 21D may occur owing to the narrowing of the distance LX, and, in addition, mutual contact between the interconnects electrically connected to themetal films 21A to 21D may occur. InEmbodiment 1, these interconnects are formed as two interconnect layers (interconnects 23 and 26) as illustrated inFIGS. 12 and 13 . Apolyimide film 27 is formed over theinterconnect 26 andpolyimide film 25. The relativelylower interconnect 23 has contact with themetal films hole 24 formed in thepolyimide film 22, while the relativelyupper interconnect 26 has contact with themetal films hole 28 formed in thepolyimide films adjacent interconnects 23 or twoadjacent interconnects 26 in the same interconnect layer and thereby prevent contact between the twoadjacent interconnects pads 11 are arranged in at least 5 rows, the number of probes corresponding to them increases and the distance LX becomes narrow, the distance between interconnects may be widened by increasing the number of interconnect layers. - The structure of the
thin film sheet 2 ofEmbodiment 1 and its manufacturing steps will next be described with reference to FIGS. 14 to 23. FIGS. 14 to 23 are each a fragmentary cross-sectional view of thethin film sheet 2, which has theprobes FIG. 3 ), as described with reference to FIGS. 6 to 8, during its manufacturing steps. Descriptions on the structure and manufacturing steps of a thin film sheet, and the structure and manufacturing steps of probes having a similar structure to those of the probes 7 (probes 7A to 7D) can also be found in Japanese Unexamined Patent Publications Nos. Hei 6 (1994)-22885, Hei 7 (1995)-283280, Hei 8 (1996)-50146, and Hei 8 (1996)-201427, Japanese Patent Application No. Hei 9 (1997)-119107, Japanese Unexamined Patent Publication Nos. Hei 11 (1999)-23615, 2002-139554 and Hei 10 (1998)-308423, Japanese Patent Application No. Hei 9 (1997)-189660, Japanese Unexamined Patent Publications No. Hei 11 (1999)-97471 and 2000-150594, and Japanese Patent Application No. 2002-289377, 2002-294376, 2003-189949 and 2003-74429. - As illustrated in
FIG. 14 , over both sides of a wafer (first substrate) 31 made of silicon having a thickness of from about 0.2 to 0.6 mm, asilicon oxide film 32 is formed to a film thickness of about 0.5 μm by thermal oxidation. Using a photoresist film as a mask, thesilicon oxide film 32 over the main surface side of thewafer 31 is etched to form, in thesilicon oxide film 32 over the main surface side of thewafer 31, an opening portion reaching thewafer 31. With the remaining portion of thesilicon oxide film 32 as a mask, thewafer 31 is anisotropically etched with a strong aqueous alkaline solution (for example, an aqueous solution of potassium hydroxide) to form a hole (first hole) 33 in a pyramid or trapezoidal pyramid form encompassed by a (111) plane over the main surface of thewafer 31. - As illustrated in
FIG. 15 , the silicon oxide film used as a mask upon formation of thehole 33 is removed by wet etching with a mixed solution of hydrofluoric acid and ammonium fluoride. Thewafer 31 is then thermally oxidized to form asilicon oxide film 34 having a thickness of about 0.5 μm all over the surface of thewafer 31, including the inside of thehole 33. Over the main surface of thewafer 31 including the inside of thehole 33, aconductive film 35 is then formed. Thisconductive film 35 can be formed, for example, by successively depositing a chromium film that is about 0.1 μm thick and a copper film of about 1 μm thick by sputtering or vapor deposition. After formation of a photoresist film over theconductive film 35, the photoresist film is removed by photolithography from a region in whichmetal films - By electroplating using the
conductive film 35 as an electrode, a highly hard conductive film (first metal film) 37 and a conductive film (first metal film) 38 are deposited successively over theconductive film 35 which has appeared on the bottom of the opening of the photoresist film. InEmbodiment 1, for example, a rhodium film is used as theconductive film 37, while a nickel film is used as theconductive film 38. By the steps so far described, themetal film conductive films conductive films hole 33 become theprobe conductive film 35 will be removed by the next step, but that step will be described in detail later. - In the
metal film conductive film 37 made of a rhodium film will be a surface film when theprobe conductive film 37 will be brought into direct contact with thepad 11. For theconductive film 37, a material having high hardness and excellent abrasion resistance is preferably selected. Theconductive film 37 is brought into direct contact with thepad 11 so that when shavings of thepad 11 by theprobe conductive film 37, a cleaning step for removing the shavings becomes necessary, which may unfortunately prolong the probe testing step. As the material for theconductive film 37, a material resistant to adhesion of the material forming thepad 11 is preferably selected. InEmbodiment 1, a rhodium film capable of satisfying these conditions is selected as theconductive film 37. This make it possible to omit the cleaning step. Since theconductive film 37 has a higher strength and abrasion resistance with an increase in its thickness, formation of a thicker film is preferred to prolong the life of theprobe conductive film 37, however, exhibits a plating stress during film formation, and this plating stress increases as the film becomes thicker. This plating stress acts on the interface between thesilicon oxide film 34 and theconductive film 35 so that there is a fear that an increased plating stress may inconveniently cause peeling of thesilicon oxide film 34 from theconductive film 35. It is therefore preferred, as one countermeasure against it, to make theconductive film 37 as thick as possible within a range not causing peeling of thesilicon oxide film 34 from theconductive film 35. InEmbodiment 1, for example, the thickness of thisconductive film 37 is adjusted to fall within a range of from about 1 μm or greater to the maximum thickness (for example, about 4 μm) which can be formed actually by electroplating. The thickness is preferably from about 2 μm to 3.5 μm, more preferably about 2.5 μm. According to an experiment made by the present inventors with regard to abrasion resistance, aconductive film 37 having a thickness of about 2 μm withstood contact about 1000,000 times between theprobe pads 12 in the probe testing. During the formation of the nickel film serving as theconductive film 38, a plating stress also occurs, though the stress is not greater than that of theconductive film 37. It is therefore preferred to adjust the thickness of theconductive film 38 to fall within a range not permitting peeling of thesilicon oxide film 34 from theconductive film 35. - After removal of the photoresist film employed for the formation of the
metal film conductive films 37 and 38), a polyimide film (first polyimide film) 22 (refer also toFIGS. 7 and 8 ) is formed to cover themetal film conductive film 35, as illustrated inFIG. 16 . The through-hole (first opening portion) 24 reaching themetal film polyimide film 22. It can be formed by laser beam drilling or dry etching using an aluminum film as a mask. - As illustrated in
FIG. 17 , a conductive film (second metal film) 42 is formed over thepolyimide film 22 including the inside of the through-hole 24. Thisconductive film 42 can be formed, for example, by depositing a chromium film which is about 0.1 μm thick and a copper film which is about 1 μm thick successively by sputtering or vapor deposition. After formation of a photoresist film over theconductive film 42, the photoresist film is patterned by photolithography to form, in the photoresist film, an opening portion reaching theconductive film 42. By plating, a conductive film (second metal film) 43 is then formed over theconductive film 42 in the opening portion. InEmbodiment 1, a film obtained by stacking a copper film as theconductive film 43 and then a copper or nickel film in this order can be given as one example. - After removal of the photoresist film, the
conductive film 42 is etched using theconductive film 43 as a mask, whereby aninterconnect 23 made of theconductive films interconnect 23 can be electrically connected to themetal film hole 24. - As illustrated in
FIG. 18 , the polyimide film (second polyimide film) 25, as described before, is formed over the main surface of thewafer 31. Thepolyimide film 25 functions as an adhesive layer of a metal sheet to be fixed onto the main surface of thewafer 31 in the subsequent step. - As illustrated in
FIG. 19 , a metal sheet (second sheet) 45 is then fixed to the upper surface of thepolyimide film 25. As a material for themetal sheet 45, a material having a low linear expansion coefficient and moreover having a linear expansion coefficient close to that of thewafer 31 made of silicon is selected. InEmbodiment metal sheet 45, a silicon film similar to thewafer 31 in material quality may be formed, or a material having a linear expansion coefficient comparable to that of silicon, for example, an alloy of iron, nickel and cobalt or a mixed material of ceramic and a resin, may be used. Such ametal sheet 45 can be fixed by laying it over the main surface of thewafer 31 so as to avoid misalignment, and then heating at a temperature at least equal to the glass transition point of thepolyimide film 25 under pressure of from 10 to 200 kgf/cm2 to perform bonding under pressure and heat. - The
thin film sheet 2 having improved strength can be obtained by fixing themetal sheet 45 thereto using thepolyimide film 25. When themetal sheet 45 is not fixed, a misalignment of the position of theprobe pad 11 may occur owing to the expansion or shrinkage of thethin film sheet 2 and the wafer to be tested as influenced by the temperature upon probe testing. This may lead to an inconvenience such as contact failure between theprobe corresponding pad 11. According toEmbodiment 1, on the other hand, an expansion or shrinkage amount of thethin film sheet 2 and the wafer to be tested, which will otherwise vary depending on the temperature upon probe testing, can be made uniform by fixing themetal sheet 45 to the wafer. This makes it possible to prevent the misalignment of theprobe corresponding pad 11. In other words, it becomes possible for theprobe corresponding pad 11 irrespective of the temperature upon probe testing. In addition, it becomes possible to maintain relative positional accuracy between thethin film sheet 2 and the wafer to be tested under various conditions. - Using a photoresist film patterned by photolithography as a mask, the
metal sheet 45 is etched to form an opening portion (second opening portion) 46 in themetal sheet 45 over theprobe metal sheet 45 over a region (first region) between themetal films 21A or themetal films 21B, as seen in plan view. InEmbodiment 1, spray etching using an iron chloride solution is employed for the above-described etching. - After removal of the photoresist film, an elastomer (elastic material) 48 is formed in the
opening 46, as illustrated inFIG. 20 . Theelastomer 48 is formed in such a manner that a predetermined amount of it protrudes from the openingportion 46. InEmbodiment 1, theelastomer 48 is formed, for example, by applying an elastic resin to the inside of the openingportion 46 by printing or dispenser coating, or by disposing a silicon sheet. Theelastomer 48 absorbs the difference in the height of the tip portions of a number of theprobes probes pads 11. Thus, theelastomer 48 absorbs the difference in the height of thepad 11 by its elasticity and accomplishes the needed contact between eachprobe pad 11. - As illustrated in
FIG. 21 , thesilicon oxide film 34 on the reverse side of thewafer 31 is removed by etching, for example, with a mixed solution of hydrofluoric acid and ammonium fluoride. Thewafer 31 which is a shape for the formation of thethin film sheet 2 is then removed by etching with a strong aqueous alkali solution (for example, an aqueous solution of potassium hydroxide). Thesilicon oxide film 34 andconductive film 35 are removed successively by etching. Thesilicon oxide film 34 is etched using a mixture of hydrofluoric acid and ammonium fluoride, the chromium film constituting theconductive film 35 is etched using an aqueous solution of potassium permanganate, and the copper film constituting theconductive film 35 is etched with an alkaline copper etchant. By the steps so far mentioned, the rhodium film which constitutes the conductive film 37 (refer toFIG. 15 ) forming theprobe probe probe pad 11 with which theprobe - As illustrated in
FIG. 22 , thepolyimide films portion 47 are removed to form anopening portion 49. This openingportion 49 can be formed by laser beam drilling or dry etching using themetal sheet 45 andelastomer 48 as a mask. As illustrated inFIG. 23 , apressing tool 50 made of, for example, 42 alloy is then bonded onto theelastomer 48 as illustrated inFIG. 23 , whereby thethin film sheet 2 ofEmbodiment 1 is formed. - The
thin film sheet 2 ofEmbodiment 1 thus formed by the above-described steps has improved rigidity because it has themetal sheet 45 adhered thereto. As illustrated inFIG. 24 , if the wafer (chip 10) to be tested has warpage, there occurs a difference S in the height between thepad 11 and thepad 12. There is a fear that this difference S may cause an inconvenience, that is, interference with the contact between the relativelyshort pad 12 and theprobe thin film sheet 2 lowers, because the openingportion 49 is formed between themetal films 21A (metal films 21B). When a pressure is applied by thepressing tool 50 upon probe testing, it is possible to impart thethin film sheet 2 with a step difference in the openingportion 49 within a range of elastic deformation of theelastomer 48. As a result, thethin film sheet 2 is able to have a step difference to eliminate the difference S, making it possible to bring all theprobes pads - As illustrated in
FIG. 25 , there is a fear that when theprobe pad portion 49 in thethin film sheet 2 causes thethin film sheet 2 to run on dust DST, if any, which has adhered to the main surface of the wafer (chip 10) to be tested, and the contact between theprobe pad thin film sheet 2 may occur when thethin film sheet 2 runs on the dust DST. Particularly, the existence of dust DST in the vicinity of theprobe probe thin film sheet 2. The probability of the occurrence of such inconveniences can be reduced by forming the openingportion 49 and positioning the dust DST within the openingportion 49 when viewed from the top. - The plane pattern of the opening
portion 49 will next be described.FIGS. 26, 28 , 30, 32 and 34 are fragmentary plan views of the lower surface of thethin film sheet 2, whileFIGS. 27, 29 , 31, 33 and 35 are fragmentary cross-sectional views taken along a line F-F ofFIGS. 26, 28 , 30, 32 and 34, respectively. - In
Embodiment 1, a rectangular pattern as illustrated inFIG. 26 can be given as one example of the plane pattern of the openingportion 49. When the rigidity of thethin film sheet 2 lowers excessively by adopting such a plane pattern, thepolyimide films metal sheet 45 may be left like a beam diagonally in the openingportion 49, which is rectangular as seen in plan view. By this, thethin film sheet 2 can maintain desired rigidity. As illustrated inFIG. 30 , it is possible to form slit-like opening portions 49, as illustrated inFIG. 30 , and leave thepolyimide films metal sheet 45 as a beam, as described above. By this, a desired rigidity of thethin film sheet 2 can also be maintained. The time spent for forming slit-like openings 49 can be shortened by using laser beam drilling, as described with reference toFIG. 22 . When thepressing ring 4,adhesion ring 6 and pressingtool 50, as described with reference toFIGS. 1 and 2 , each has a disk planar shape, the openingportion 49 may have a disk planar shape, as illustrated inFIG. 32 . When the pattern of each of theadhesion ring 6 and pressingtool 50 has a disk planar, shape but the openingportion 49 is rectangular in plan view, on the other hand, there is a fear that an unnecessary force will concentrate on the angles of the rectangular pattern. However, it is possible to prevent concentration of an unnecessary force by using a pattern of disk planar shape for the opening portion. As described with reference toFIG. 3 , thechip 10 to be tested has a rectangular shape, as seen in plan view, having long sides and short sides. As illustrated inFIG. 34 , it is possible to form openingportions 49 which have a rectangular shape, as seen in plan view, having short sides and long sides, and to leave thepolyimide films metal sheet 45 in the pattern as a plurality of beams extending in the direction along the short sides. By this structure, the desired rigidity of thethin film sheet 2 can be maintained. - A description will next be made of
Embodiment 2. - A relatively high current flows in some of the
pads FIG. 3 in conjunction withEmbodiment 1. When all of theprobes probe pad probe pad probe Embodiment 2, as illustrated inFIG. 36 , a plurality of probes (first contact terminals) 7B (or probes (first contact terminals) 7A) are disposed for themetal film 21B (ormetal film 21A) which is opposite to thepad probes 7B (or probes 7A) and thepad pad interconnect 23A electrically connected to themetal film 21B (ormetal film 21A) equipped with theprobes 7B (or probes 7A) is formed so that its width would be greater than that of theother interconnect 23. This makes it possible to reduce the contact resistance between theprobe 7B (or probe 7A) and thepad interconnect 23, whereby the electrical load applied to theprobe 7B (or probe 7A) can be decreased. As a result, the occurrence of such inconveniences as described above can be prevented. - Instead of providing the
metal film 21B (ormetal film 21A), which is opposite to thepad probes 7B (or probes 7A), themetal film 21B (ormetal film 21A) may be equipped with aprobe 7B (or probe 7A) having a relatively large size. Since a thin natural oxide film has been formed over the surface of thepad probe 7B (or probe 7A) breaks the natural oxide film and forms an electrical contact with thepad FIG. 38 is a fragmentary plan view illustrating an electrical contact area of theprobe 7B andpad probe 7B of a relatively great size and thepad probe 7B of a relatively small size and thepad probe 7B (or probe 7A) having a relatively large size, the electrical contact area CNT1 of theprobe 7B (or probe 7A) having a relatively large size can be made greater than the electrical contact area CNT2 of theprobe 7B (or probe 7A) having a relatively small size. This makes it possible to reduce the contact resistance between thepad probe 7B (or probe 7A). It is preferred to adjust the ratio of the electrical contact area CNT1 to the electrical contact area CNT2 to be greater than the ratio of current flowing through theprobe 7B (or probe 7A) having a relatively large size to current flowing through theprobe 7B (or probe 7A) having a relatively small size. - When the
probe 7B (or probe 7A) of a relatively great size is formed as described above, the height H1 of theprobe 7B (or probe 7A) of a relatively great size and the height H2 of theprobe 7B (or probe 7A) of a relatively small size are adjusted to be equal, as illustrated inFIG. 39 . This makes it possible to bring all theprobes pads - A description will next be made of
Embodiment 3. - When the
probes Embodiments pad 11 or 12 (refer toFIG. 3 ), a force is applied to a flat portion of the tip portion of theprobe probe metal film probe polyimide films 22 and 25 (refer to FIGS. 6 to 8). Also, when the load applied to theprobe probes Embodiment 3, therefore, the area of the flat portion of the tip portion of theprobe probes - In
Embodiment 3, not only the area of the flat portion of the tip portion of theprobe probe FIG. 40 , the height H1 of theprobe 7A (probe 7B) is set to be greater than about 50% or greater, preferably about 70% or greater, more preferably about 100% or greater of the size of the dust DST existing in a semiconductor manufacturing line (clean room). The height H1 of theprobe 7A (probe 7B) is about 200 μm when it is set at about 50% or greater of the size of the dust DST, about 300 μm when it is set at about 70% or greater of the size of the dust DST and about 500 μm when it is set at about 100% of the size of the dust DST. There is a fear that when the height H1 is too low, the thin film sheet 2 (refer toFIG. 2 ) runs on the dust DST attached to the surface of thechip 10 and changes its shape. In particular, existence of the dust DST in the vicinity of theprobe probe thin film sheet 2. By increasing the height H1 of theprobe 7A (probe 7B), as described above, it is possible to prevent the thin film sheet 2 (refer toFIG. 2 ) from running on the dust DST, leading to prolongation of the life of the thin film sheet. - A description will next be made of
Embodiment 4. - When probe testing is performed by using, instead of the probe card having the thin film sheet 2 (refer to
FIGS. 1 and 2 ) with theprobes 7 formed thereover, which was described in conjunction withEmbodiments 1 to 3, a probe card having a cantilever type probe made of tungsten, the occurrence of an electrical contact between the probe and thepad pad 11 or 12 (refer toFIG. 3 ). This means that a natural oxide film which has been formed over the surface of thepad pad pad 11 or 12 (chip 10 (refer toFIG. 3 )) from the needle point, when the needle point of the probe slides on thepad pad chip 10 may inflict damage on the interconnect and semiconductor device. It is therefore difficult to dispose an interconnect and semiconductor element below thepad - When probe testing is performed using the probe card having the
thin film sheet 2 with the probes 7 (probes Embodiments 1 to 3, eachprobe 7 and thepad probe 7 over thepad pad probe 7, which was much smaller than that of the cantilever type probe. Even if an interconnect and semiconductor element are disposed below thepad FIGS. 41 and 42 , over the main surface (element forming surface) of asemiconductor substrate 51 constituting thechip 10, a ptype semiconductor region 52 and an ntype semiconductor region 53, which will be semiconductor elements later, and interconnects 54 and 55 can be formed below thepad FIG. 43 , below thepad pads interconnects probe 7 to theinterconnects - In
Embodiment 1, thechip 10 having an LCD driver formed thereover was described; while, inEmbodiment 4, thechip 10 is an SoC (System on Chip) having a semiconductor integrated circuit formed thereover which has a plurality of functions. As illustrated inFIG. 44 , when such achip 10 is subjected to probe testing using the probe card with cantilever type probes, damage to interconnects and semiconductor elements can be prevented, for example, not disposingpads pads thin film sheet 2 with theprobes 7 formed thereover, on the other hand, there is less fear of damage to the interconnects and semiconductor elements so that it is possible to dispose thepads chip 10. In addition, since thepads pads chip 10, but also within the plane of thechip 10, which increases the freedom of layout of the design of the semiconductor elements, interconnects andpads chip 10. For example, the operating speed of an input/output buffer circuit can be improved by forming thepads chip 10 and shortening the interconnect length from the input/output buffer circuit to thepad - A description will next be made of
Embodiment 5. - In
Embodiment 1,pads 11 and 12 (refer toFIG. 3 ) were bump electrodes made of Au. In this case, when probe testing is performed using a probe card having cantilever type probes made of tungsten, the needle point of the probe slides on the pad to break a natural oxide film over thepad 11 or 12 a so that a dent of the probe formed on the surface of thepad Embodiment 4, use of a cantilever type probe has the inherent drawback that pressure applied to thepad pad pad chip 10 having such a bonding failure, they may be defective products. - As already described in conjunction with
Embodiment 4, when probe testing is performed using a probe card having thethin film sheet 2 with theprobes Embodiments 1 to 2, theprobes 7 can be electrically connected to thepads probes 7 to slide over thepads pads probe 7. As illustrated inFIG. 47 , even after probe testing is performed (refer toFIG. 47 ) using a probe card having thethin film sheet 2 with theprobes pads FIG. 48 ). As a result, it is possible to prevent a bonding failure even if apad 62 on the side of anassembly substrate 61 is bonded to thepad FIG. 49 . - In the above-described Embodiments,
pads pads pads thin film sheet 2 with theprobes - As illustrated in
FIG. 50 , in order to completely avoid the formation of a dent SC on thepads lower electrodes 63 to which thepads thin film sheet 2 with theprobes pads pads lower electrodes 63, as illustrated inFIG. 51 , and then heating and melting treatment, as illustrated inFIG. 52 , to ensure satisfactory bonding of thelower electrode 63 to thepads FIG. 53 , thepads 62 on the side of theassembly substrate 61 are then bonded to thepads chip 10 is mounted over theassembly substrate 61. - Also, when probe testing of these
lower electrodes 63 is performed using a probe card with cantilever type probes, the dents of the probes formed on thelower electrodes 63 may become greater and deeper. When the dents of the probes become greater and deeper, there is a danger of thepads lower electrodes 63 during a step of forming patterns of thepads lower electrodes 63 and bonding thelower electrodes 63 to thepads lower electrode 63 in addition to the pad formation region in whichpads lower electrode 63 and also thechip 10. -
FIG. 54 is an enlarged fragmentary cross-sectional view illustrating the vicinity of thelower electrode 63 andprobe FIG. 55 is a fragmentary plan view illustrating thelower electrode 63 after contact of theprobe FIG. 54 ) using a probe card having thethin film sheet 2 with theprobes lower electrode 63 can be made smaller and shallower (refer toFIG. 55 ). InEmbodiment 5, as illustrated inFIG. 56 , it is possible to prevent thepad lower electrode 63 even after the steps of forming a pattern (metal film) of thepad lower electrode 63 using a mask and bonding thelower electrode 63 to thepad lower electrode 63 does not need a probing region to have contact with theprobe lower electrode 63 and also downsizing of the chip 10 (refer toFIG. 54 ) - A description will next be made of
Embodiment 6. - In
Embodiments 1 to 5, thepads 11 and 12 (for example, refer toFIG. 3 ) were bump electrodes made of Au. InEmbodiment 6, they are each a bonding pad for mounting a chip on an assembly substrate by wire bonding. - As described in conjunction with
Embodiment 5, probe testing using a probe card having cantilever type probes made of tungsten inevitably enlarges and deepens the dent formed by the probe on the surface of thepad pad pad pad pad pad pad pad pad pad - As illustrated in
FIG. 57 , on the other hand, by probe testing using a probe card having thethin film sheet 2 equipped with the probes 7 (probes Embodiments 1 to 3, the dent SC (refer toFIG. 58 ) formed by the contact between thepad probe 7 can be made smaller and shallower, as described in conjunction withEmbodiment 5. When theAu wire 65 is bonded to thepad wire ball 65A is formed on thepad wire ball 65A andpad FIG. 59 , the eutectic surface AS includes the dent SC formed by theprobe FIG. 60 ). In other words, an eutectic alloy can be formed also at the dent portion SC, whereby electrically and mechanically sufficient bondability is available between theAu wire 65 and thepad - As illustrated in
FIG. 61 , with a capillary 65 similar to that employed for bonding of theAu wire 65, awire ball 67, which will serve as a bump electrode, is formed over thepad wire ball 67 is bonded to thepad pad pad 11 is not formed and there is a risk of thewire ball 67 falling off from thepad thin film sheet 2 equipped with theprobes 7, which card was described inEmbodiments 1 to 3, the dent formed on thepad Embodiment 5, so that an eutectic alloy can be formed even at the dent portion. This makes it possible to attain strong mechanical bondability between thewire ball 67 andpad wire ball 67 from falling off from thepad FIG. 62 ). As a result, it is possible to prevent the occurrence of an open failure, which will otherwise occur in response to the falling-off of thewire ball 67 from thepad wire ball 67 has been bonded to thepad 62 on the side of theassembly substrate 61 by the reflow processing of thewire ball 67, when thechip 10 is mounted on theassembly substrate 61 in a later step. - When the
pad Au wire 65 thereto, theassembly substrate 61 is a glass epoxy substrate, and packaging is performed by a MAP (Mold Array Package) system, the wafer is first divided intorespective chips 10, and, then, as illustrated inFIG. 64 , thechips 10 are mounted on theassembly substrate 61 by achip handling mechanism 68. - As illustrated in
FIG. 65 , theAu wire 65 is bonded to thepad chip 10 side and thepad 62 on the side of theassembly substrate 61 via acapillary 66. For example, when one end of theAu wire 65 is bonded to a lead frame made of Cu (copper), bonding is carried out at about 240° C. As inEmbodiment 6, when one end of theAu wire 65 is bonded to theassembly substrate 61, which is a glass epoxy substrate, bonding is carried out at about 170 to 200° C., which is lower than that upon bonding to the lead frame, in order to reduce the damage to theassembly substrate 61. The temperature employed for bonding of theAu wire 65 to thepad pad FIG. 58 ) formed on thepad pad pad pad Embodiment 5, by carrying out probe testing using a probe card having thethin film sheet 2 having theprobes 7 formed thereover, which card was described in conjunction withEmbodiments 1 to 3, an eutectic alloy can be formed even at the dent portion. This makes it possible to prevent lowering of the mechanical bondability and electrical bondability between theAu wire 65 andpad - As illustrated in
FIG. 66 , a semiconductor device ofEmbodiment 6 is fabricated by sealing the main surface of theassembly substrate 61 having thechip 10 mounted thereover with a molding resin (sealant) 69 and, as illustrated inFIG. 67 , cutting theassembly substrate 61 andmolding resin 69 using a dicing saw 70. - A description will next be made of
Embodiment 7. - As described in conjunction with
Embodiment 3, when the height (diameter) of the dust DST (refer toFIG. 40 ) that is adhered onto the surface of thechip 10 is greater than the height H1 (refer toFIG. 40 ) of theprobe FIG. 40 ), there is a fear that thethin film sheet 2 will run on the dust DST, which leads to a deformation of the thin film sheet 2 (refer toFIG. 2 ) and damage to theprobe probe chip 10 prior to probe testing is required as much as possible. According to the analysis by the present inventors, the dust DST is carbon-based. InEmbodiment 7, prior to probe testing, ashing (refer toFIG. 69 ), for example, with 02 (oxygen)plasma 71 is applied to the surface of the chip 10 (refer toFIG. 68 ) having thepad oxygen atom 71A in the O2 plasma 71 and the dust DST occurs, whereby the dust DST is eliminated from the surface of thechip 10. In other words, the dust DST can be removed from the surface of thechip 10 prior to probe testing. As a result, even if probe testing using a probe card having thethin film sheet 2 with theprobes FIG. 70 , deformation of thethin film sheet 2 and damage to theprobe thin film sheet 2 runs on the dust DST, can be prevented. - In
Embodiment 7, the surface of thechip 10 is subjected to ashing. Instead of ashing, light etching with a fluorine gas may be employed. By this method, the dust DST can be removed. Thechip 10 may be subjected to washing treatment (for example, ultrasonic washing with pure water or methanol) instead of plasma treatment, such as ashing or etching. The dust DST can be removed by this washing treatment. The plasma treatment and washing treatment may be used in combination, by which the dust DST can be removed more effectively. - A description will next be made of
Embodiment 8. - As described above, when probe testing is performed using the probe card having the
thin film sheet 2 with the probes 7 (probes Embodiments 1 to 3), the tip portion of theprobe 7 breaks a natural oxide film formed over the surface of thepad probe 7 is electrically connected to thepad pad probe 7 should therefore break the natural oxide film without failure. - In
Embodiment 8, as illustrated inFIG. 71 , after theprobe natural oxide film 72 on the surface of thepad FIG. 72 . InEmbodiment 8, for example, the probe card is first lifted up by 20 to 30 μm and, then, it is lowered down to bring theprobe pad natural oxide film 72 can be broken on the side surfaces of theprobe FIG. 73 , and the broken sites can function as current channels ER between theprobe card pad chip 10 within a predetermined distance. Upon reciprocation, the distance of thechip 10 to be moved should be adjusted so that the dent SC (for example, refer toFIG. 58 ) of theprobe pad probe pad Embodiment 8, the distance to be moved in one direction is about 1 μm to 10 μm, preferably about 1 μm to 5 μm, more preferably about 5 μm. - By reciprocating the probe card within a distance large enough but not to adversely affecting the later wire bonding step, the
natural oxide film 72 can be broken not only on the side surfaces of theprobe pad - A description will next be made of
Embodiment 9. -
FIG. 74 is a plan view of thechip 10 according toEmbodiment 9. InEmbodiment 9, SoC is employed as thechip 10. IPU (Intellectual Property) modules such as a CPU (Central Processing Unit)core 73, RAM (Random Access Memory)core 74, ROM (Read Only Memory)core 75 andanalog core 76 are formed in thechip 10. In a pad formation region PA along the periphery of thechip 10,pads 11 to be electrically connected to these IP modules are arranged. As the width of interconnects constituting the IP modules becomes narrower, a larger number of interconnects can be incorporated in the IP modules and the IP modules have more functions. This leads to an increase in the number of BIST circuits incorporated in thechip 10 and, in turn, in the number ofpads 11. With an increase in the number ofpads 11, however, the pitch between twoadjacent pads 11 becomes narrow and finally reaches its limit. - In
Embodiment 9, for example, a BIST circuit (first circuit) is formed in each IP module and around the IP module, pads (first electrodes, electrode group) 11A, which are electrically connected to each BIST circuit, are smaller than thepads 11, and are exclusively used for probe testing, are disposed at the periphery of each IP module. As described in conjunction withEmbodiment 1, in thethin film sheet 2, theprobes chip 10, so that theprobes pads 11. As described in conjunction withEmbodiment 4, when probe testing is performed using the probe card having thethin film sheet 2, there is less fear of damage to interconnects and semiconductor elements even if these interconnects and semiconductor elements are formed below thepads 11. Thepads 11 can therefore be disposed on the active region L at the center of thechip 10. This enables probe testing per each IP module. As a result, probe testing of each IP module can be performed without using thepads 11 disposed in the pad formation region PA. Upon probe testing of one IP module, signals for test can be input without going through the other IP module, whereby the test results are free from the influence of the other IP module. By the disposal ofsuch pads 11A, the number of thepads 11 to be disposed in the pad formation region PA can be reduced. - All of the functions of the
chip 10 can be tested by the probe testing per IP module, as described above, so that final probe testing using thepads 11 can be omitted. This contributes to shortening of the time spent for probe testing. Shortening of the time spent for probe testing leads to reduction in the cost necessary for probe testing. - Since the
pads 11A are exclusively used for probe testing, by covering them with a protective film in a later step, thechip 10 has improved moisture resistance and deterioration resistance. - A description will next be made of
Embodiment 10. -
Embodiment 9 was directed to probe testing using a probe card having thethin film sheet 2 with theprobes pads 11A to be electrically connected to each IP module, which are smaller than thepads 11 and are exclusively used for probe testing. InEmbodiment 10, as illustrated inFIG. 75 , a large scale microcomputer is formed over thechip 10 by fabricating a chip-in-chip system CPU core (first circuit block) 73A having, formed therein, patterns of semiconductor elements and interconnects of an existing CPU chip in thechip 10 without any modification, and disposing, on the periphery of theCPU core 73A, IP modules (circuit blocks) such as aRAM core 74A,ROM core 75A andanalog core 76A, as options. In such achip 10, probe testing of theCPU core 73A is performed using the pads (first electrode group) 11A disposed at the periphery (third region) of theCPU core 73A in a similar manner to that employed forCPU core 73 inEmbodiment 9. It is therefore possible to apply the existing design pattern and probe testing pattern of the CPU chip as is. On the other hand, probe testing of the IP modules, such asRAM core 74A,ROM core 75A andanalog core 76A, is performed using the pads (second electrode group) 11 disposed in a pad formation region (second region) PA disposed along the periphery of thechip 10 and by electrically connected to the corresponding IP module. - In
Embodiment 9, thepads 11A were not electrically connected to external terminals of thechip 10. InEmbodiment 10, on the other hand, theCPU core 73A is formed by fabricating the patterns of the semiconductor elements and interconnects of the existing CPU chip as they are, so that thepads 11A can be used as bonding pads. For example, one end of theAu wire 65 can be bonded to it. The other end of theAu wire 65 is bonded to alead frame 77, whereby a semiconductor integrated circuit device according toEmbodiment 10 is fabricated (refer toFIG. 76 ). - A description will next be made of
Embodiment 11. - In the
chip 10 as described in conjunction withEmbodiment 9, a stress tends to concentrate on the corner regions of the chip 10 (refer toFIG. 74 ) after the wire bonding step and sealing step. There is therefore a fear that cracks will appear in the protective film covering the surface of thechip 10, or, when interconnects and semiconductor elements are formed, such a stress may break these interconnects or semiconductor elements. The corner regions of thechip 10 therefore cannot be utilized for the formation of interconnects or semiconductor elements. InEmbodiment 11, as illustrated inFIG. 77 , pads (first electrode, third electrode group) 11B to be electrically connected to the BIST circuit disposed in each of aCPU core 73, aRAM core 74, aROM core 75 and ananalog core 76 and exclusively used for probe testing are disposed in a corner region CA of thechip 10. Theprobe pad 11B sends a control signal CS from thepad 11B to the BIST circuit, whereby probe testing is performed. By disposing the pads 11 b to be electrically connected to the BIST circuit and exclusively used for probe testing in the corner regions CA of thechip 10, an increase in the number of thepads 11 to be electrically connected to the BIST circuit can be suppressed in the pad formation region PA. This improves the degree of freedom arrangement of thepads 11 in the pad formation region PA. After probe testing, thechip 10 is able to exhibit improved moisture resistance by covering thepad 11B with a protective film. - Without the
pad 11B, theprobe probe other probe pad 11B can stop the acceleration of the abrasion at the tip portion of aspecific probe pad 11B need not necessarily be connected electrically to the BIST circuit, if it only serves to disturb abrasion of the tip portion of thespecific probe - Such a
pad 11B is preferably disposed irrespective of the presence or absence of an electrical connection to the BIST circuit. Upon designing a chip layout, thepad 11B can be arranged automatically by using an automatic layout design tool. In the region CA, another chip-corner-recognizing mark may be placed in addition to thepad 11B. - A description will next be made of
Embodiment 12. - When probe testing is performed by using a probe card having the
thin film sheet 2 with theprobes Embodiments 1 to 3, a narrow pad-to-pad pitch chip having at least 2000 pins can be subjected to this probe testing. If a chip having 2000 pins of pads can be subjected to probe testing with the above-described probe card, probe testing can be performed simultaneously for four chips, each chip having 500 pins of pads. Thus, many chips can be treated simultaneously. Such multi-chip probe testing can be used in combination with the probe testing per IP module, as described in conjunction withEmbodiment 9. As illustrated inFIG. 78 , probe testing is effected by performing the operation for onechip 10 simultaneously for four chips 19, more specifically, by simultaneously bringing theprobes pads 11 disposed in the pad formation region PA along the periphery of thechip 10, and thepads 11A which encompass theCPU core 73, which is an IP module, are electrically connected to theCPU core 73 and are exclusively used for probe testing of theCPU core 73. The number of thechips 10 is not limited to four, but should be at least two. Such simultaneous testing forplural chips 10 can reduce the time necessary for probe testing, and this leads to improvement in the throughput of the probe testing. In addition, since the throughput of probe testing can be improved, the cost of probe testing can be reduced. - The present invention has been described specifically based on some embodiments. It should however be borne in mind that the invention is not limited to them, but can be modified within an extent not departing from the scope of the invention.
- In the above-described Embodiments, probe testing was performed prior to dicing of a wafer into respective chips. It may be performed after separation into respective chips.
- In the above-described Embodiments, the probe had a rhodium film as a surface film. Any film can be used instead of the rhodium film insofar as it has high hardness, excellent abrasion resistance, resistance to adhesion of a material constituting the pad, and low resistance.
- The method of fabrication of the semiconductor integrated circuit device according to the invention can be applied widely to a probe testing step in the fabrication of a semiconductor integrated circuit device.
Claims (12)
1. A fabrication method of a semiconductor integrated circuit device, comprising the steps of:
(a) preparing a semiconductor wafer which has been partitioned into a plurality of chip regions each having a semiconductor integrated circuit formed thereover, and has, formed over the main surface of the wafer, a plurality of first electrodes to be electrically connected to the semiconductor integrated circuit;
(b) preparing a first card comprising a wiring substrate having first interconnects formed thereover; a first sheet having a plurality of contact terminals to be brought into contact with the first electrodes and second interconnects to be electrically connected to the contact terminals, said second interconnects being electrically connected to the first interconnects and tip portions of the contact terminals being fixed to the wiring substrate so as to be opposite to the main surface of the semiconductor wafer; and a pressing mechanism for pressing, from the rear surface of the first sheet, a region of the first sheet in which the contact terminals have been formed; and
(c) performing electrical testing of the semiconductor integrated circuit by bringing the tip portions of the contact terminals into contact with the first electrodes,
wherein each of the tip portions of the contact terminals is disposed over the main surface of the first sheet so as to be opposite to the corresponding one of the first electrodes, and
wherein the first electrodes are arranged in a plurality of rows along the periphery of each of the chip regions and the first electrodes included in the first row and the first electrodes included in the second row are disposed alternately in a direction along the periphery of each of the chip regions.
2. A fabrication method of a semiconductor integrated circuit device according to claim 1 ,
wherein the first electrodes are each a protruding electrode having gold as a main component, has a rectangular shape, in plan view, with long sides and short sides, said long sides extending toward the periphery of the chip region.
3. A fabrication method of a semiconductor integrated circuit device according to claim 1 , further comprising a step of:
(d) after the step (c), forming a protruding electrode over the first electrodes.
4. A fabrication method of a semiconductor integrated circuit device according to claim 1 ,
wherein the semiconductor integrated circuit device includes an LCD driver.
5. A fabrication method of a semiconductor integrated circuit device according to claim 1 ,
wherein in the first sheet, the second interconnects are formed from a plurality of interconnect layers.
6. A fabrication method of a semiconductor integrated circuit device comprising the steps of:
(a) preparing a semiconductor wafer which has been partitioned into a plurality of chip regions each having a semiconductor integrated circuit formed thereover, and has, formed over the main surface of the wafer, a plurality of first electrodes to be electrically connected to the semiconductor integrated circuit;
(b) preparing a first card comprising a wiring substrate having first interconnects formed thereover; a first sheet having a plurality of contact terminals to be brought into contact with the first electrodes and second interconnects to be electrically connected to the contact terminals, said second interconnects being electrically connected to the first interconnects and tip portions of the contact terminals being fixed to the wiring substrate so as to be opposite to the main surface of the semiconductor wafer; and a pressing mechanism for pressing, from the rear surface of the first sheet, a region of the first sheet in which the contact terminals have been formed; and
(c) performing electrical testing of the semiconductor integrated circuit by bringing the tip portions of the contact terminals into contact with the first electrodes,
wherein each of the tip portions of the contact terminals is disposed over the main surface of the first sheet so as to be opposite to the corresponding one of the first electrodes, wherein said first sheet is formed by the steps:
(b-1) preparing a first substrate having crystallizability;
(b-2) selectively and anisotropically etching the first substrate to form a plurality of first holes in the pyramid or trapezoidal pyramid form;
(b-3) over each of the first holes, selectively forming a plurality of first metal films to fill therewith the first holes;
(b-4) forming a first polyimide film over the first substrate and the first metal films;
(b-5) selectively etching the first polyimide film to form a plurality of first opening portions reaching the first metal films;
(b-6) forming, over the first polyimide film, a second metal film to embed therewith the first opening portions and patterning the second metal film to form the second interconnects to be electrically connected to the first metal films;
(b-7) forming a second polyimide film over the second interconnects and the first polyimide film;
(b-8) bonding a second sheet onto the first substrate, forming a second opening portion in the second sheet over the first metal film, and forming a third opening portion in the second sheet over a first region, in which the first metal film has not been formed, over the first substrate;
(b-9) forming, in the second opening portion, an elastic material to embed therewith the second opening portion while the second sheet being bonded to the first substrate;
(b-10) removing the first substrate and forming the contact terminals from the first metal films; and
(b-11) removing the second polyimide film and the first polyimide film below the third opening portion, and
wherein the second sheet has a linear expansion coefficient similar to that of the semiconductor wafer.
7. A fabrication method of a semiconductor integrated circuit device according to claim 6 ,
wherein the second sheet is formed from 42 alloy or invar.
8. A fabrication method of a semiconductor integrated circuit device according to claim 6 ,
wherein the first metal film includes a first metal layer and a second metal layer,
wherein the step (b3) further comprises the steps of forming the first metal layer over the first substrate and forming the second metal layer over the first metal layer, and
wherein the first metal layer has higher hardness than the second metal layer and has oxidation resistance.
9. A fabrication method of a semiconductor integrated circuit device according to claim 8 ,
wherein the first metal layer has rhodium as a main component, and
wherein the second metal layer has nickel or copper as a main component.
10. A fabrication method of a semiconductor integrated circuit device according to claim 9 ,
wherein the first metal layer has a thickness of from 1 μm to 4 μm.
11. A fabrication method of a semiconductor integrated circuit device comprising the steps of:
(a) preparing a semiconductor wafer which has been partitioned into a plurality of chip regions each having a semiconductor integrated circuit formed thereover, and has, formed over the main surface of the wafer, a plurality of first electrodes to be electrically connected to the semiconductor integrated circuit;
(b) preparing a first card comprising a wiring substrate having first interconnects formed thereover; a first sheet having a plurality of contact terminals to be brought into contact with the first electrodes and second interconnects to be electrically connected to the contact terminals, said second interconnects being electrically connected to the first interconnects and tip portions of the contact terminals being fixed to the wiring substrate so as to be opposite to the main surface of the semiconductor wafer; and a pressing mechanism for pressing, from the rear surface of the first sheet, a region of the first sheet in which the contact terminals have been formed; and
(c) performing electrical testing of the semiconductor integrated circuit by bringing the tip portions of the contact terminals into contact with the first electrodes,
wherein each of the tip portions of the contact terminals is disposed over the main surface of the first sheet so as to be opposite to the corresponding one of the first electrodes, and
wherein the tip portions of the contact terminals each has a height greater than the particle size of a dust which adheres to the semiconductor wafer during the manufacturing step of the semiconductor integrated circuit device.
12-20. (canceled)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/861,089 US20080020498A1 (en) | 2003-10-31 | 2007-09-25 | Fabrication method of semiconductor integrated circuit device |
US12/853,360 US7901958B2 (en) | 2003-10-31 | 2010-08-10 | Fabrication method of semiconductor integrated circuit device |
US13/019,166 US20110136272A1 (en) | 2003-10-31 | 2011-02-01 | Fabrication method of semiconductor integrated circuit device |
US13/075,666 US20110175634A1 (en) | 2003-10-31 | 2011-03-30 | Fabrication method of semiconductor integrated circuit device |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2003371515A JP2005136246A (en) | 2003-10-31 | 2003-10-31 | Manufacturing method of semiconductor integrate circuit device |
JP2003-371515 | 2003-10-31 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/861,089 Continuation US20080020498A1 (en) | 2003-10-31 | 2007-09-25 | Fabrication method of semiconductor integrated circuit device |
Publications (1)
Publication Number | Publication Date |
---|---|
US20050093565A1 true US20050093565A1 (en) | 2005-05-05 |
Family
ID=34543958
Family Applications (5)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/968,215 Abandoned US20050093565A1 (en) | 2003-10-31 | 2004-10-20 | Fabrication method of semiconductor integrated circuit device |
US11/861,089 Abandoned US20080020498A1 (en) | 2003-10-31 | 2007-09-25 | Fabrication method of semiconductor integrated circuit device |
US12/853,360 Active US7901958B2 (en) | 2003-10-31 | 2010-08-10 | Fabrication method of semiconductor integrated circuit device |
US13/019,166 Abandoned US20110136272A1 (en) | 2003-10-31 | 2011-02-01 | Fabrication method of semiconductor integrated circuit device |
US13/075,666 Abandoned US20110175634A1 (en) | 2003-10-31 | 2011-03-30 | Fabrication method of semiconductor integrated circuit device |
Family Applications After (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/861,089 Abandoned US20080020498A1 (en) | 2003-10-31 | 2007-09-25 | Fabrication method of semiconductor integrated circuit device |
US12/853,360 Active US7901958B2 (en) | 2003-10-31 | 2010-08-10 | Fabrication method of semiconductor integrated circuit device |
US13/019,166 Abandoned US20110136272A1 (en) | 2003-10-31 | 2011-02-01 | Fabrication method of semiconductor integrated circuit device |
US13/075,666 Abandoned US20110175634A1 (en) | 2003-10-31 | 2011-03-30 | Fabrication method of semiconductor integrated circuit device |
Country Status (5)
Country | Link |
---|---|
US (5) | US20050093565A1 (en) |
JP (1) | JP2005136246A (en) |
KR (3) | KR101157660B1 (en) |
CN (1) | CN1612322B (en) |
TW (1) | TW200525665A (en) |
Cited By (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040212617A1 (en) * | 2003-01-08 | 2004-10-28 | George Fitzmaurice | User interface having a placement and layout suitable for pen-based computers |
US20080090314A1 (en) * | 2006-10-12 | 2008-04-17 | Seiichi Ichihara | Semiconductor device and manufacturing method of the same |
US20080096295A1 (en) * | 2006-10-24 | 2008-04-24 | Akio Hasebe | Method of manufacturing a semiconductor integrated circuit device |
EP1944613A1 (en) * | 2007-01-12 | 2008-07-16 | Apex International, Inc. | Probe card for test and manufacturing method thereof |
US20090065773A1 (en) * | 2007-09-12 | 2009-03-12 | Toshikazu Ishikawa | Semiconductor device |
US20090130785A1 (en) * | 2004-11-18 | 2009-05-21 | Hideyuki Matsumoto | Manufacturing method of semiconductor integrated circuit device |
US7688086B2 (en) | 2005-11-11 | 2010-03-30 | Renesas Technology Corp. | Fabrication method of semiconductor integrated circuit device and probe card |
US8323992B2 (en) | 2010-09-09 | 2012-12-04 | Renesas Electronics Corporation | Method of manufacturing semiconductor integrated circuit device |
US20130075897A1 (en) * | 2008-11-12 | 2013-03-28 | Renesas Electronics Corporation | Semiconductor integrated circuit device for driving display device and manufacturing method thereof |
US8988095B2 (en) | 2011-10-04 | 2015-03-24 | Advantest Corporation | Socket and electronic device test apparatus |
US20150198631A1 (en) * | 2014-01-15 | 2015-07-16 | Taiwan Semiconductor Manufacturing Co., Ltd. | Universal Probe Card PCB Design |
US20160190022A1 (en) * | 2014-12-25 | 2016-06-30 | Renesas Electronics Corporation | Manufacturing method of semiconductor device |
US20180240568A1 (en) * | 2015-03-30 | 2018-08-23 | Little Device Corporation | Conductive ball |
US10893605B2 (en) * | 2019-05-28 | 2021-01-12 | Seagate Technology Llc | Textured test pads for printed circuit board testing |
CN113109610A (en) * | 2021-04-06 | 2021-07-13 | 北京中微普业科技有限公司 | RF bare chip flat probe test tool |
CN113447680A (en) * | 2021-05-10 | 2021-09-28 | 中电科思仪科技股份有限公司 | Novel microwave probe contact piece and manufacturing method thereof |
Families Citing this family (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2006097982A1 (en) | 2005-03-11 | 2006-09-21 | Renesas Technology Corp. | Method for manufacturing semiconductor integrated circuit device |
JP2006343182A (en) * | 2005-06-08 | 2006-12-21 | Renesas Technology Corp | Manufacturing method of semiconductor integrated circuit device |
JP4729348B2 (en) * | 2005-07-04 | 2011-07-20 | ルネサスエレクトロニクス株式会社 | Manufacturing method of semiconductor integrated circuit device |
JP4726679B2 (en) | 2006-03-31 | 2011-07-20 | ルネサスエレクトロニクス株式会社 | Semiconductor test method and semiconductor device |
JP2008010561A (en) * | 2006-06-28 | 2008-01-17 | Renesas Technology Corp | Method for aligning probe, and method for controlling wafer stage |
JP5276836B2 (en) * | 2007-12-14 | 2013-08-28 | 日本電子材料株式会社 | Probe card |
WO2009084770A1 (en) * | 2007-12-28 | 2009-07-09 | Phicom Corporation | Contact tip structure of a connecting element |
KR100814325B1 (en) * | 2007-12-28 | 2008-03-18 | 주식회사 파이컴 | Contact tip structure of a connecting element |
JP2009210394A (en) * | 2008-03-04 | 2009-09-17 | Seiko Instruments Inc | Manufacturing method of interconnection member and interconnection member |
US7838425B2 (en) * | 2008-06-16 | 2010-11-23 | Kabushiki Kaisha Toshiba | Method of treating surface of semiconductor substrate |
JP5643477B2 (en) * | 2008-06-18 | 2014-12-17 | 日本電子材料株式会社 | Contact probe |
TWI392948B (en) * | 2009-04-22 | 2013-04-11 | Au Optronics Corp | Active device array substrate |
JP5152099B2 (en) * | 2009-05-18 | 2013-02-27 | 富士通株式会社 | Board structure |
JP5404361B2 (en) | 2009-12-11 | 2014-01-29 | 株式会社東芝 | Semiconductor substrate surface treatment apparatus and method |
KR101811306B1 (en) | 2011-04-25 | 2017-12-26 | 삼성전자주식회사 | Method of detecting a defect in a semiconductor device, a photomask, and a semiconductor device formed by using the photomask |
CN102832201B (en) * | 2011-06-15 | 2015-03-11 | 中芯国际集成电路制造(上海)有限公司 | Test structure and test method |
KR101251926B1 (en) * | 2011-10-14 | 2013-04-08 | 황귀순 | Probe unit |
KR101439343B1 (en) | 2013-04-18 | 2014-09-16 | 주식회사 아이에스시 | Probe member for pogo pin |
KR101439342B1 (en) * | 2013-04-18 | 2014-09-16 | 주식회사 아이에스시 | Probe member for pogo pin |
JP6341634B2 (en) * | 2013-05-28 | 2018-06-13 | 新光電気工業株式会社 | Probe guide plate, manufacturing method thereof, and semiconductor inspection apparatus |
CN103499711B (en) * | 2013-09-23 | 2017-03-29 | 无锡市汇博普纳电子有限公司 | The high-frequency integrated circuit of Ultra fine pitch exchanges automatic test probe |
KR102312630B1 (en) | 2014-09-30 | 2021-10-18 | 삼성전자주식회사 | Semiconductor package an And Method Of Fabricating The Same |
KR102442624B1 (en) * | 2014-11-11 | 2022-09-13 | 삼성전자주식회사 | Semiconductor device |
KR102450326B1 (en) | 2015-10-06 | 2022-10-05 | 삼성전자주식회사 | Semiconductor chip, method for fabricating the same, and semiconductor package comprising the same |
JP6777845B2 (en) * | 2016-01-08 | 2020-10-28 | 株式会社東京精密 | Prober and probe contact method |
CN106897504B (en) * | 2017-02-08 | 2020-06-09 | 上海华虹宏力半导体制造有限公司 | Method for developing IP module to form parameterized unit |
CN111896856B (en) * | 2020-08-12 | 2023-05-23 | 江西乾照光电有限公司 | Chip electrical performance testing system and method |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20010011768A1 (en) * | 1997-09-12 | 2001-08-09 | Youichi Kohara | Semiconductor integrated circuit device and package structure for the same |
US6305230B1 (en) * | 1997-05-09 | 2001-10-23 | Hitachi, Ltd. | Connector and probing system |
US6445001B2 (en) * | 1996-06-12 | 2002-09-03 | Kabushiki Kaisha Toshiba | Semiconductor device with flip-chip structure and method of manufacturing the same |
US20020139567A1 (en) * | 2001-03-30 | 2002-10-03 | Samsung Electronics Co., Ltd. | Chip on film (COF) package having test pad for testing electrical function of chip and method for manufacturing same |
US6595794B2 (en) * | 2000-03-29 | 2003-07-22 | Kabushiki Kaisha Nihon Micronics | Electrical contact method and apparatus in semiconductor device inspection equipment |
US20040070413A1 (en) * | 2002-10-02 | 2004-04-15 | Susumu Kasukabe | Probe sheet, probe card, semiconductor test equipment and semiconductor device fabrication method |
Family Cites Families (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5182231A (en) * | 1988-04-07 | 1993-01-26 | Hitachi, Ltd. | Method for modifying wiring of semiconductor device |
JPH04286349A (en) | 1991-03-15 | 1992-10-12 | Fujitsu Ltd | Semiconductor integrated circuit test device |
JPH05283490A (en) | 1992-04-02 | 1993-10-29 | Fuji Electric Co Ltd | Testing method for integrated circuit device |
EP0591862B1 (en) * | 1992-10-02 | 1999-05-26 | Matsushita Electric Industrial Co., Ltd. | A semiconductor device, an image sensor device, and methods for producing the same |
JPH07201866A (en) * | 1993-12-31 | 1995-08-04 | Casio Comput Co Ltd | Semiconductor device provided with bump and manufacture thereof |
JPH08201432A (en) * | 1995-01-25 | 1996-08-09 | Matsushita Electric Ind Co Ltd | Probe sheet and its manufacture |
JPH08297359A (en) * | 1995-02-27 | 1996-11-12 | Hitachi Ltd | Production of phase shift mask and production of semiconductor integrated circuit device |
JP3009032B2 (en) | 1996-06-25 | 2000-02-14 | 日本電気株式会社 | Method for manufacturing semiconductor device |
JP3315339B2 (en) * | 1997-05-09 | 2002-08-19 | 株式会社日立製作所 | Method for manufacturing semiconductor device, method for probing to semiconductor device, and apparatus therefor |
JPH1187441A (en) * | 1997-09-09 | 1999-03-30 | Mitsubishi Electric Corp | Semiconductor memory device |
JP4006081B2 (en) * | 1998-03-19 | 2007-11-14 | 株式会社ルネサステクノロジ | Manufacturing method of semiconductor device |
JPH11307601A (en) * | 1998-04-16 | 1999-11-05 | Mitsubishi Electric Corp | Semiconductor device |
JP2000150594A (en) * | 1998-11-05 | 2000-05-30 | Hitachi Ltd | Connecting apparatus, manufacture of wiring film with biasing member and manufacture of inspection system and semiconductor element |
JP3348681B2 (en) * | 1999-04-08 | 2002-11-20 | 日本電気株式会社 | Terminal structure of integrated circuit |
JP2001056346A (en) * | 1999-08-19 | 2001-02-27 | Fujitsu Ltd | Probe card and method for testing wafer on which a plurality of semiconductor device are formed |
JP2001108706A (en) | 1999-10-06 | 2001-04-20 | Tokyo Electron Ltd | Contactor for solder ball |
JP2001118994A (en) * | 1999-10-20 | 2001-04-27 | Matsushita Electronics Industry Corp | Semiconductor device |
JP2001144197A (en) * | 1999-11-11 | 2001-05-25 | Fujitsu Ltd | Semiconductor device, manufacturing method therefor, and testing method |
JP3621034B2 (en) * | 2000-10-02 | 2005-02-16 | 株式会社ルネサステクノロジ | Manufacturing method of semiconductor device |
US6461972B1 (en) * | 2000-12-22 | 2002-10-08 | Lsi Logic Corporation | Integrated circuit fabrication dual plasma process with separate introduction of different gases into gas flow |
JP2002228682A (en) | 2001-02-02 | 2002-08-14 | Tokyo Electron Ltd | Probe |
JP3631451B2 (en) * | 2001-02-05 | 2005-03-23 | 松下電器産業株式会社 | Inspection apparatus and inspection method for semiconductor integrated circuit |
JP4041663B2 (en) * | 2001-09-12 | 2008-01-30 | 株式会社ルネサステクノロジ | Semiconductor device and its inspection device |
JP3735556B2 (en) * | 2001-10-23 | 2006-01-18 | 株式会社ルネサステクノロジ | Semiconductor device manufacturing method and semiconductor device |
JP2003297887A (en) * | 2002-04-01 | 2003-10-17 | Hitachi Ltd | Manufacturing method for semiconductor integrated circuit device and semiconductor inspection device |
US7219269B2 (en) * | 2003-07-28 | 2007-05-15 | Credence Systems Corporation | Self-calibrating strobe signal generator |
US6996032B2 (en) * | 2003-07-28 | 2006-02-07 | Credence Systems Corporation | BIST circuit for measuring path delay in an IC |
JP2005136302A (en) * | 2003-10-31 | 2005-05-26 | Renesas Technology Corp | Manufacturing method of semiconductor integrated circuit device |
JP4521611B2 (en) * | 2004-04-09 | 2010-08-11 | ルネサスエレクトロニクス株式会社 | Manufacturing method of semiconductor integrated circuit device |
US7168021B2 (en) * | 2005-02-01 | 2007-01-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Built-in test circuit for an integrated circuit device |
JP2007101373A (en) * | 2005-10-05 | 2007-04-19 | Renesas Technology Corp | Probe sheet bonding holder, probe card, semiconductor inspection device, and method of manufacturing semiconductor device |
-
2003
- 2003-10-31 JP JP2003371515A patent/JP2005136246A/en active Pending
-
2004
- 2004-10-14 TW TW093131217A patent/TW200525665A/en not_active IP Right Cessation
- 2004-10-20 US US10/968,215 patent/US20050093565A1/en not_active Abandoned
- 2004-10-29 CN CN2004100866053A patent/CN1612322B/en not_active Expired - Fee Related
- 2004-10-29 KR KR1020040087328A patent/KR101157660B1/en active IP Right Grant
-
2007
- 2007-09-25 US US11/861,089 patent/US20080020498A1/en not_active Abandoned
-
2010
- 2010-08-10 US US12/853,360 patent/US7901958B2/en active Active
-
2011
- 2011-02-01 US US13/019,166 patent/US20110136272A1/en not_active Abandoned
- 2011-03-30 US US13/075,666 patent/US20110175634A1/en not_active Abandoned
- 2011-05-31 KR KR1020110051922A patent/KR20110081122A/en not_active Application Discontinuation
-
2012
- 2012-04-26 KR KR1020120043994A patent/KR101250167B1/en active IP Right Grant
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6445001B2 (en) * | 1996-06-12 | 2002-09-03 | Kabushiki Kaisha Toshiba | Semiconductor device with flip-chip structure and method of manufacturing the same |
US6305230B1 (en) * | 1997-05-09 | 2001-10-23 | Hitachi, Ltd. | Connector and probing system |
US20010011768A1 (en) * | 1997-09-12 | 2001-08-09 | Youichi Kohara | Semiconductor integrated circuit device and package structure for the same |
US6595794B2 (en) * | 2000-03-29 | 2003-07-22 | Kabushiki Kaisha Nihon Micronics | Electrical contact method and apparatus in semiconductor device inspection equipment |
US20020139567A1 (en) * | 2001-03-30 | 2002-10-03 | Samsung Electronics Co., Ltd. | Chip on film (COF) package having test pad for testing electrical function of chip and method for manufacturing same |
US20040070413A1 (en) * | 2002-10-02 | 2004-04-15 | Susumu Kasukabe | Probe sheet, probe card, semiconductor test equipment and semiconductor device fabrication method |
Cited By (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040212617A1 (en) * | 2003-01-08 | 2004-10-28 | George Fitzmaurice | User interface having a placement and layout suitable for pen-based computers |
US20090130785A1 (en) * | 2004-11-18 | 2009-05-21 | Hideyuki Matsumoto | Manufacturing method of semiconductor integrated circuit device |
US7598100B2 (en) * | 2004-11-18 | 2009-10-06 | Renesas Technology Corp. | Manufacturing method of semiconductor integrated circuit device |
US7688086B2 (en) | 2005-11-11 | 2010-03-30 | Renesas Technology Corp. | Fabrication method of semiconductor integrated circuit device and probe card |
US20080090314A1 (en) * | 2006-10-12 | 2008-04-17 | Seiichi Ichihara | Semiconductor device and manufacturing method of the same |
US20080096295A1 (en) * | 2006-10-24 | 2008-04-24 | Akio Hasebe | Method of manufacturing a semiconductor integrated circuit device |
US7537943B2 (en) | 2006-10-24 | 2009-05-26 | Renesas Technology Corp. | Method of manufacturing a semiconductor integrated circuit device |
EP1944613A1 (en) * | 2007-01-12 | 2008-07-16 | Apex International, Inc. | Probe card for test and manufacturing method thereof |
US20080169830A1 (en) * | 2007-01-12 | 2008-07-17 | Apex International, Inc. | Probe card for test and manufacturing method thereof |
US8766425B2 (en) | 2007-09-12 | 2014-07-01 | Renesas Electronics Corporation | Semiconductor device |
US9330942B2 (en) | 2007-09-12 | 2016-05-03 | Renesas Electronics Corporation | Semiconductor device with wiring substrate including conductive pads and testing conductive pads |
US8159058B2 (en) | 2007-09-12 | 2012-04-17 | Renesas Electronics Corporation | Semiconductor device having wiring substrate stacked on another wiring substrate |
US20090065773A1 (en) * | 2007-09-12 | 2009-03-12 | Toshikazu Ishikawa | Semiconductor device |
US8698299B2 (en) | 2007-09-12 | 2014-04-15 | Renesas Electronics Corporation | Semiconductor device with wiring substrate including lower conductive pads and testing conductive pads |
US20130075897A1 (en) * | 2008-11-12 | 2013-03-28 | Renesas Electronics Corporation | Semiconductor integrated circuit device for driving display device and manufacturing method thereof |
US8323992B2 (en) | 2010-09-09 | 2012-12-04 | Renesas Electronics Corporation | Method of manufacturing semiconductor integrated circuit device |
US8988095B2 (en) | 2011-10-04 | 2015-03-24 | Advantest Corporation | Socket and electronic device test apparatus |
US9250263B2 (en) | 2011-10-04 | 2016-02-02 | Advantest Corporation | Socket and electronic device test apparatus |
TWI560453B (en) * | 2014-01-15 | 2016-12-01 | Taiwan Semiconductor Mfg Co Ltd | Circuit board and testing method |
US20150198631A1 (en) * | 2014-01-15 | 2015-07-16 | Taiwan Semiconductor Manufacturing Co., Ltd. | Universal Probe Card PCB Design |
US9372205B2 (en) * | 2014-01-15 | 2016-06-21 | Taiwan Semiconductor Manufacturing Co., Ltd. | Universal probe card PCB design |
US20160190022A1 (en) * | 2014-12-25 | 2016-06-30 | Renesas Electronics Corporation | Manufacturing method of semiconductor device |
US9799572B2 (en) * | 2014-12-25 | 2017-10-24 | Renesas Electronics Corporation | Manufacturing method of semiconductor device |
US10153216B2 (en) | 2014-12-25 | 2018-12-11 | Renesas Electronics Corporation | Manufacturing method of semiconductor device |
US20180240568A1 (en) * | 2015-03-30 | 2018-08-23 | Little Device Corporation | Conductive ball |
US10893605B2 (en) * | 2019-05-28 | 2021-01-12 | Seagate Technology Llc | Textured test pads for printed circuit board testing |
CN113109610A (en) * | 2021-04-06 | 2021-07-13 | 北京中微普业科技有限公司 | RF bare chip flat probe test tool |
CN113447680A (en) * | 2021-05-10 | 2021-09-28 | 中电科思仪科技股份有限公司 | Novel microwave probe contact piece and manufacturing method thereof |
Also Published As
Publication number | Publication date |
---|---|
CN1612322A (en) | 2005-05-04 |
KR20110081122A (en) | 2011-07-13 |
US20110175634A1 (en) | 2011-07-21 |
US20100304510A1 (en) | 2010-12-02 |
TW200525665A (en) | 2005-08-01 |
KR101250167B1 (en) | 2013-04-05 |
KR20050041972A (en) | 2005-05-04 |
CN1612322B (en) | 2012-03-21 |
JP2005136246A (en) | 2005-05-26 |
KR20120067977A (en) | 2012-06-26 |
US20080020498A1 (en) | 2008-01-24 |
US20110136272A1 (en) | 2011-06-09 |
TWI366238B (en) | 2012-06-11 |
US7901958B2 (en) | 2011-03-08 |
KR101157660B1 (en) | 2012-06-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7901958B2 (en) | Fabrication method of semiconductor integrated circuit device | |
US7517707B2 (en) | Manufacturing method of semiconductor integrated circuit device and probe card | |
US7235413B2 (en) | Fabrication method of semiconductor integrated circuit device | |
US8445295B2 (en) | Semiconductor device and method for manufacturing the same | |
US7049837B2 (en) | Probe sheet, probe card, semiconductor test equipment and semiconductor device fabrication method | |
US8071399B2 (en) | Method of manufacturing a semiconductor integrated circuit device | |
JP5065674B2 (en) | Manufacturing method of semiconductor integrated circuit device | |
JP2002090422A (en) | Semiconductor device and its manufacturing method | |
KR100393452B1 (en) | A substrate unit processing of a semiconductor element check | |
US7537943B2 (en) | Method of manufacturing a semiconductor integrated circuit device | |
JP2007212472A (en) | Manufacturing method of semiconductor integrated circuit, and probe card | |
US7598100B2 (en) | Manufacturing method of semiconductor integrated circuit device | |
JP4729348B2 (en) | Manufacturing method of semiconductor integrated circuit device | |
JP2009250697A (en) | Method for manufacturing semiconductor integrated circuit device and membrane type probe card | |
JP2010266467A (en) | Method for manufacturing semiconductor integrated circuit device | |
WO2006038257A1 (en) | Method for manufacturing semiconductor device | |
JP2007121152A (en) | Method of manufacturing semiconductor integrated circuit device, and method of manufacturing probe card | |
JP2007212471A (en) | Manufacturing method of semiconductor integrated circuit, and probe card | |
JP2007093534A (en) | Measuring method of probe card, and semiconductor device | |
WO2006075361A1 (en) | Method for manufacturing semiconductor integrated circuit device | |
JP2007093535A (en) | Measuring method of probe card and semiconductor device | |
JPH10104273A (en) | Inspection method of electronic circuit board | |
JP2008010561A (en) | Method for aligning probe, and method for controlling wafer stage |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: RENESAS TECHNOLOGY CORP., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:OKAMOTO, MASAYOSHI;HASEGAWA, YOSHIAKI;MOTOYAMA, YASUHIRO;AND OTHERS;REEL/FRAME:015899/0816;SIGNING DATES FROM 20040907 TO 20040924 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |