JPS6464469A - Compression and expansion processor - Google Patents
Compression and expansion processorInfo
- Publication number
- JPS6464469A JPS6464469A JP62061976A JP6197687A JPS6464469A JP S6464469 A JPS6464469 A JP S6464469A JP 62061976 A JP62061976 A JP 62061976A JP 6197687 A JP6197687 A JP 6197687A JP S6464469 A JPS6464469 A JP S6464469A
- Authority
- JP
- Japan
- Prior art keywords
- bus
- mode
- memory
- compression
- processor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Abstract
PURPOSE:To improve a general purpose without losing a high speed by externally switching a mode through the two types of interfaces of a synchronous pipe line mode and an asynchronous DMA mode. CONSTITUTION:Before code data from a memory 21 is inputted to a compression and expansion processing circuit 1 connected to a reference line buffer memory 6 in a compression and extension processor, set up control data is supplied to the respective input/output interfaces of a system bus 28, an image bus 29 from a CPU 20. At the time of expanding, the contents of the memory 21 are processed in the processor 1 via the bus 28 and stored in an image memory 36. At the time of compressing, the data is inputted to the processor 1 through the bus 26 in the pipe line mode time and by the bus 29 through a DMA controller 22, a two way bus driver 24 or the like. Image data is similarly compressed and expanded to switch the mode without losing the high speed by using a hardware and improve the general purpose.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62061976A JP2641858B2 (en) | 1987-03-17 | 1987-03-17 | Compression / expansion processor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62061976A JP2641858B2 (en) | 1987-03-17 | 1987-03-17 | Compression / expansion processor |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6464469A true JPS6464469A (en) | 1989-03-10 |
JP2641858B2 JP2641858B2 (en) | 1997-08-20 |
Family
ID=13186720
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62061976A Expired - Lifetime JP2641858B2 (en) | 1987-03-17 | 1987-03-17 | Compression / expansion processor |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2641858B2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5289577A (en) * | 1992-06-04 | 1994-02-22 | International Business Machines Incorporated | Process-pipeline architecture for image/video processing |
US5450599A (en) * | 1992-06-04 | 1995-09-12 | International Business Machines Corporation | Sequential pipelined processing for the compression and decompression of image data |
-
1987
- 1987-03-17 JP JP62061976A patent/JP2641858B2/en not_active Expired - Lifetime
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5289577A (en) * | 1992-06-04 | 1994-02-22 | International Business Machines Incorporated | Process-pipeline architecture for image/video processing |
US5450599A (en) * | 1992-06-04 | 1995-09-12 | International Business Machines Corporation | Sequential pipelined processing for the compression and decompression of image data |
Also Published As
Publication number | Publication date |
---|---|
JP2641858B2 (en) | 1997-08-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR920013141A (en) | Supervisory Control Expansion Method and Circuit of Variable Master Method Using Single Line | |
JPS6464469A (en) | Compression and expansion processor | |
KR970016952A (en) | Information processing system with bus-to-bus conversion | |
JPS57155661A (en) | Picture processor | |
JPS57166759A (en) | Controlling method for common input/output bus | |
JPS54115036A (en) | Control system for microprogram | |
JPH0267665A (en) | Interface circuit | |
JPS55121541A (en) | Arithmetic unit | |
JPS6476251A (en) | Data bus terminal equipment | |
JPS57117035A (en) | Data transfer device of asynchronous device | |
JPS5685177A (en) | Picture data expanding device | |
JPH0789649B2 (en) | Image data processor | |
KR970066815A (en) | Multi-input device and method of PI (PLC) | |
JPS6447172A (en) | Method and device for compressing and expanding image data | |
JPS6470880A (en) | Digital image processor | |
JPS6435668A (en) | Picture processor | |
JPS5572229A (en) | Information processing system | |
JPS6450155A (en) | Microcomputer | |
TW324125B (en) | Picture compressing and decompressing apparatus | |
JPS6438823A (en) | Printer controller | |
JPH0393957U (en) | ||
JPS6425239A (en) | Method for switching execution mode of processor | |
JPS54133843A (en) | Memory control system | |
JPH02287618A (en) | Data processor | |
JPS57210776A (en) | Compressing device for pattern data |