JPS59108370U - Image data vertical/horizontal conversion device - Google Patents
Image data vertical/horizontal conversion deviceInfo
- Publication number
- JPS59108370U JPS59108370U JP247783U JP247783U JPS59108370U JP S59108370 U JPS59108370 U JP S59108370U JP 247783 U JP247783 U JP 247783U JP 247783 U JP247783 U JP 247783U JP S59108370 U JPS59108370 U JP S59108370U
- Authority
- JP
- Japan
- Prior art keywords
- data
- address
- image data
- horizontal conversion
- unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Image Processing (AREA)
- Editing Of Facsimile Originals (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図はこの考案にかかる画像データの縦横変換装置の
一実施例構成を示すブロック図、第２図は第１図に示し
たデータメモリにおける１ユニット分の縦横変換前のメ
モリ構造と縦横変換後のメモリ構造とをそれぞれ模式的
に示す説明図、第３図は第１図に示したマツプメモリに
おける旋横変換前のメモリ構造と縦横変換後のメモリ構
造とをそれぞれ模式的に示す説明図である。
１０・・・ユニット化回路、２０・・・データメモリ、
２１．２５・・・ラッチ回路、２２・・・ＳＰＳ、２３
・・・デコーダ、２４・・・レジスタ、３０・・・マツ
プメモリ、４０・・・ｃｐｕ０FIG. 1 is a block diagram showing the configuration of an embodiment of the image data vertical/horizontal conversion device according to this invention, and FIG. 2 is the memory structure of one unit of the data memory shown in FIG. 1 before vertical/horizontal conversion and the vertical/horizontal conversion. FIG. 3 is an explanatory diagram schematically showing the memory structure after rotation/horizontal conversion and the memory structure after vertical/horizontal conversion in the map memory shown in FIG. be. 10... Unitized circuit, 20... Data memory,
21.25...Latch circuit, 22...SPS, 23
...decoder, 24...register, 30...map memory, 40...cpu0
Claims (1)
をｍｘｍビット（ｍは自然数）を１単位としてユニット
化し、これらユニット化した画像データの各内容を示す
ユニットデータとこれらユニットデータ各々のアドレス
を示すアドレスポインターとを出力するユニット化回路
と、前記ユニットデータを格納するデータメモリと、該
データメモリに格納された前記ユニットデータを１ユニ
ツト毎にパラレルロード−シリアルアウトするｍビット
ｍ段シフトレジスタと、該シフトジスタからｍ回シリア
ルアウトされるｍビットのデータを順次前記データメモ
リに再格納する手段と、前記アドレスポインターを格納
するマツプメモリと、該マツプメモリに格納された各ア
ドレスポインターの縦横変換後のアドレスと現アドレス
との換算演算に基づいて前記アドレスポインターの前記
マツプメモリにおける格納位置を縦横変換する手段とを
具えた画像データの縦横変換装置。The image data of the original image read by the image reading device is divided into units of mxm bits (m is a natural number), and unit data indicating each content of the unitized image data and an address indicating the address of each of these unit data. a unitization circuit that outputs a pointer; a data memory that stores the unit data; an m-bit, m-stage shift register that parallel loads and serially outputs the unit data stored in the data memory for each unit; means for sequentially re-storing m-bit data serially outputted m times from the shift register into the data memory; a map memory for storing the address pointer; An image data vertical/horizontal conversion device comprising: means for vertical/horizontal conversion of a storage position of the address pointer in the map memory based on a conversion operation with an address.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP247783U JPS59108370U (en) | 1983-01-12 | 1983-01-12 | Image data vertical/horizontal conversion device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP247783U JPS59108370U (en) | 1983-01-12 | 1983-01-12 | Image data vertical/horizontal conversion device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS59108370U true JPS59108370U (en) | 1984-07-21 |
Family
ID=30134138
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP247783U Pending JPS59108370U (en) | 1983-01-12 | 1983-01-12 | Image data vertical/horizontal conversion device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59108370U (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6345984A (en) * | 1986-08-12 | 1988-02-26 | Sony Corp | Printer |
| JP2012530953A (en) * | 2009-06-25 | 2012-12-06 | ティーヴィー ワン リミテッド | Apparatus and method for warping and displaying original image |
-
1983
- 1983-01-12 JP JP247783U patent/JPS59108370U/en active Pending
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6345984A (en) * | 1986-08-12 | 1988-02-26 | Sony Corp | Printer |
| JP2012530953A (en) * | 2009-06-25 | 2012-12-06 | ティーヴィー ワン リミテッド | Apparatus and method for warping and displaying original image |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3786993B2 (en) | Data storage unit and data storage device using the unit | |
| KR870011615A (en) | Partial Written Control | |
| KR920010624A (en) | Semiconductor memory device | |
| JPS59108370U (en) | Image data vertical/horizontal conversion device | |
| KR900015548A (en) | Memory for storing pixel data of TV image | |
| JPS59130146U (en) | memory device | |
| JPS6030046U (en) | data storage device | |
| JPS58101253U (en) | Multi-clock type analyzer | |
| JPH01164562U (en) | ||
| JPS59112400U (en) | memory device | |
| JPS6241438Y2 (en) | ||
| JPS6095650U (en) | Stack overflow detection circuit | |
| JPS60166055U (en) | Storage device for data transfer between CPUs for controlling in-vehicle electronic equipment | |
| JPS63256991A (en) | Editing memory | |
| JPS587181A (en) | Display | |
| JPH02136291U (en) | ||
| JPS62196468U (en) | ||
| JPS61643U (en) | data input device | |
| JPS5860395U (en) | buffer storage device | |
| JPS6034644U (en) | electronic equipment | |
| JPS5984586U (en) | Image information storage device | |
| JPS5846160U (en) | Magnetic disk inspection device | |
| JPS60100852U (en) | Memory failure detection circuit | |
| JPS6438055U (en) | ||
| JPS6071963U (en) | Condition change detection circuit |