JPS5799050A - Baud rate remote setting system - Google Patents
Baud rate remote setting systemInfo
- Publication number
- JPS5799050A JPS5799050A JP55175429A JP17542980A JPS5799050A JP S5799050 A JPS5799050 A JP S5799050A JP 55175429 A JP55175429 A JP 55175429A JP 17542980 A JP17542980 A JP 17542980A JP S5799050 A JPS5799050 A JP S5799050A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- speed
- frequency
- data
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L5/00—Arrangements affording multiple use of the transmission path
- H04L5/14—Two-way operation using the same type of signal, i.e. duplex
- H04L5/1438—Negotiation of transmission parameters prior to communication
- H04L5/1446—Negotiation of transmission parameters prior to communication of transmission speed
Landscapes
- Engineering & Computer Science (AREA)
- Signal Processing (AREA)
- Quality & Reliability (AREA)
- Computer Networks & Wireless Communication (AREA)
- Time-Division Multiplex Systems (AREA)
- Communication Control (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
PURPOSE:To set a baud rate remotely, by multiplexing a data transmitted from a center-side master station and a speed set signal with time division, transmitting the result to a reception section at the terminal, separating the speed signal at the reception section, and changing the frequency dividing ratio through it. CONSTITUTION:At a transmission section 1, a clock signal supplied from a basic clock generating circuit 3 is frequency-divided at a frequency division circuit with a frequency-dividing ratio set with a signal from a speed set signal terminal 13, a transmission data is speed-converted at a speed conversion circuit 5 with the sampling clock being the output of the circuit 4, the speed set signal and a burst data from the circuit 5 are multiplexed with time division at a multiplex circuit and the result is transmitted to a reception section 2 via a transmission line 7. At the reception section 2, the basic clock is picked up at a basic clock extracting circuit 8, frame synchronism is taken at a frame synchronizing circuit 9, the speed set signal and the data are separated and they are respectively stored in a speed setting latch 10 and a data speed conversion circuit 11, the output of the latch 10 frequency-divides the basic clock at a frequency division circuit 12, and a reception data timing can be obtained.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55175429A JPS6046906B2 (en) | 1980-12-12 | 1980-12-12 | Baud rate remote setting method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55175429A JPS6046906B2 (en) | 1980-12-12 | 1980-12-12 | Baud rate remote setting method |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5799050A true JPS5799050A (en) | 1982-06-19 |
JPS6046906B2 JPS6046906B2 (en) | 1985-10-18 |
Family
ID=15995941
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP55175429A Expired JPS6046906B2 (en) | 1980-12-12 | 1980-12-12 | Baud rate remote setting method |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6046906B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61140258A (en) * | 1984-12-13 | 1986-06-27 | Casio Comput Co Ltd | Baud rate automatic decision system |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01172410U (en) * | 1988-05-23 | 1989-12-06 |
-
1980
- 1980-12-12 JP JP55175429A patent/JPS6046906B2/en not_active Expired
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61140258A (en) * | 1984-12-13 | 1986-06-27 | Casio Comput Co Ltd | Baud rate automatic decision system |
Also Published As
Publication number | Publication date |
---|---|
JPS6046906B2 (en) | 1985-10-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS54158810A (en) | Time-division multidirectional multiplex communication system | |
JPS5731247A (en) | Multiplexing tramsmission system | |
JPS55110448A (en) | Digital signal transmission system | |
ES440696A1 (en) | Data and signaling multiplexing in PCM systems via the framing code | |
JPS5799050A (en) | Baud rate remote setting system | |
JPS5758429A (en) | Multiplex conversion circuit | |
GR80384B (en) | Digital sign channel distributor | |
JPS5799884A (en) | Multiplex transmission of video signal | |
ES404429A1 (en) | Synchronizing unit | |
JPS57112148A (en) | System for multiplexing digital signal | |
ES8501593A1 (en) | Synchronization input for television receiver on-screen alphanumeric display | |
JPS54161816A (en) | Time-division type information transmission device | |
CA2005194A1 (en) | Synchronizing circuit for reducing waiting-time jitter in a demultiplexer | |
JPS5710543A (en) | Ss-tdma synchronizing device | |
JPS5575362A (en) | Transmission system for order monitor control information | |
JPS6330822B2 (en) | ||
JPS5491004A (en) | Data transmission circuit | |
JPS5773542A (en) | Frame synchronizing system in cyclic transmission | |
SU114886A1 (en) | Central synchronization method | |
JPS5689148A (en) | Radio device of switching without instantaneous break | |
JPS6471223A (en) | Synchronizing system for digital satellite communication system | |
JPS5487412A (en) | Code transferring method | |
JPS5614742A (en) | Timing standardization system of communication system | |
JPS5793744A (en) | Pcm terminal station device at relay station | |
JPS57133782A (en) | Clock reproducing device |