JPS5619250A - Information transmitting system - Google Patents

Information transmitting system

Info

Publication number
JPS5619250A
JPS5619250A JP9418279A JP9418279A JPS5619250A JP S5619250 A JPS5619250 A JP S5619250A JP 9418279 A JP9418279 A JP 9418279A JP 9418279 A JP9418279 A JP 9418279A JP S5619250 A JPS5619250 A JP S5619250A
Authority
JP
Japan
Prior art keywords
data
clock
timing
received
read
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP9418279A
Other languages
Japanese (ja)
Other versions
JPS6356736B2 (en
Inventor
Akihisa Makita
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP9418279A priority Critical patent/JPS5619250A/en
Publication of JPS5619250A publication Critical patent/JPS5619250A/en
Publication of JPS6356736B2 publication Critical patent/JPS6356736B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
    • G06F13/423—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus with synchronous protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Small-Scale Networks (AREA)

Abstract

PURPOSE:To minimize the number of cables and maximize the transfer capacity, by carrying out the transfer of the synchronous data by the 1st and 2nd clocks plus the sampling clock and by use of the data bus bar. CONSTITUTION:The 1st clock cl1 is a timing signal which is used when the rise is formed for the start request signal plus the read and write request signals each and the read and write data are set or received. And the 2nd clock cl2 is a timing signal which is used when the start timing of the frame is given. And in case the write data is transferred, the data sent via data bus bar 221 is received temporarily at received data register 311 and in the timing of clock cls and then stored in data buffer 304 in the peripheral unit. In this case, the head pulse of clock cl1 is used for starting, and the 2nd and 3rd pulses are used for transfer of the data each. And in case the read data is transferred, the data is set to the received data register in the timing of clock cls for the information processor.
JP9418279A 1979-07-26 1979-07-26 Information transmitting system Granted JPS5619250A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9418279A JPS5619250A (en) 1979-07-26 1979-07-26 Information transmitting system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9418279A JPS5619250A (en) 1979-07-26 1979-07-26 Information transmitting system

Publications (2)

Publication Number Publication Date
JPS5619250A true JPS5619250A (en) 1981-02-23
JPS6356736B2 JPS6356736B2 (en) 1988-11-09

Family

ID=14103172

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9418279A Granted JPS5619250A (en) 1979-07-26 1979-07-26 Information transmitting system

Country Status (1)

Country Link
JP (1) JPS5619250A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6110342A (en) * 1984-06-26 1986-01-17 Agency Of Ind Science & Technol Computer network

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4912713A (en) * 1972-04-03 1974-02-04
JPS52110506A (en) * 1976-03-10 1977-09-16 Chestel Inc Communication switching system
JPS5478601A (en) * 1977-11-14 1979-06-22 Vdo Schindling Time sharing multiplex data transmitter

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4912713A (en) * 1972-04-03 1974-02-04
JPS52110506A (en) * 1976-03-10 1977-09-16 Chestel Inc Communication switching system
JPS5478601A (en) * 1977-11-14 1979-06-22 Vdo Schindling Time sharing multiplex data transmitter

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6110342A (en) * 1984-06-26 1986-01-17 Agency Of Ind Science & Technol Computer network

Also Published As

Publication number Publication date
JPS6356736B2 (en) 1988-11-09

Similar Documents

Publication Publication Date Title
EP0281057A3 (en) Circuitry for securing the access to a data processor by means of an ic card
GB2009984B (en) Data buffer memory
GB2009983B (en) Data buffer memory
JPS5494841A (en) Data processing system having instruction buffer relative to cache memory
JPS5493927A (en) Data processing system having word slave high speed buffer memory system connected to system bus
GB1394548A (en) Data recirculator
GB2009980B (en) Data buffer memory
JPS5619250A (en) Information transmitting system
EP0449305A3 (en) Data processor for generating pulse signal in response to external clock
JPS54153516A (en) Data processing system for facsimile
JPS5533213A (en) Information processing system
JPS5230123A (en) Time sharing using method of display memory
JPS5443429A (en) Multiple series input process system
JPS54132135A (en) Memory control unit
SU1485259A1 (en) Memory reference control unit
SU1405090A1 (en) Buffer memory
JPS53148937A (en) Data transfer system
FRANKEL et al. Data buffer apparatus between subsystems which operate at differing or varying data rates[Patent]
JPS54158120A (en) Signal phase conversion device
JPS57125425A (en) System for information transmission
SU771658A1 (en) Information input device
JPS54157445A (en) Mimic delay memory for acoustic signal propagation
JPS53116041A (en) System controller
ES8103407A1 (en) Data processing system
JPS5779749A (en) Packet transmission system