JPS53116041A - System controller - Google Patents
System controllerInfo
- Publication number
- JPS53116041A JPS53116041A JP3063377A JP3063377A JPS53116041A JP S53116041 A JPS53116041 A JP S53116041A JP 3063377 A JP3063377 A JP 3063377A JP 3063377 A JP3063377 A JP 3063377A JP S53116041 A JPS53116041 A JP S53116041A
- Authority
- JP
- Japan
- Prior art keywords
- system controller
- access
- cpu
- readout
- excuting
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
PURPOSE: To reduce the access time, by providing the information readout means of the buffer memory of CPU with the system controller and by excuting the readout access caused from write-in from other CPU's without access for main memory.
COPYRIGHT: (C)1978,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3063377A JPS53116041A (en) | 1977-03-18 | 1977-03-18 | System controller |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3063377A JPS53116041A (en) | 1977-03-18 | 1977-03-18 | System controller |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS53116041A true JPS53116041A (en) | 1978-10-11 |
Family
ID=12309238
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3063377A Pending JPS53116041A (en) | 1977-03-18 | 1977-03-18 | System controller |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS53116041A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0315965A (en) * | 1989-02-03 | 1991-01-24 | Digital Equip Corp <Dec> | Improved mechanism ensuring consistency of data among plurality of cash memory and main memory in multi-processor computer system |
JPH03150659A (en) * | 1989-11-08 | 1991-06-27 | Fujitsu Ltd | Data transfer system |
-
1977
- 1977-03-18 JP JP3063377A patent/JPS53116041A/en active Pending
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0315965A (en) * | 1989-02-03 | 1991-01-24 | Digital Equip Corp <Dec> | Improved mechanism ensuring consistency of data among plurality of cash memory and main memory in multi-processor computer system |
JPH03150659A (en) * | 1989-11-08 | 1991-06-27 | Fujitsu Ltd | Data transfer system |
US5935204A (en) * | 1989-11-08 | 1999-08-10 | Fujitsu Limited | System for a multi-processor system wherein each processor transfers a data block from cache if a cache hit and from main memory only if cache miss |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5242334A (en) | Computer | |
JPS545637A (en) | Communication control unit | |
JPS53134335A (en) | Memory control system | |
JPS5373927A (en) | Replacing system of intermediate buffer memory | |
JPS53116041A (en) | System controller | |
JPS539434A (en) | Data processor system | |
JPS5218138A (en) | Buffer storage device | |
JPS53129688A (en) | Timing system | |
JPS5235947A (en) | Information processing unit for imaginary memory system | |
JPS5419338A (en) | Control system for data transfer | |
JPS53116040A (en) | System controller | |
JPS53116039A (en) | System controller | |
JPS53148344A (en) | Data storage system to buffer memory unit | |
JPS52104024A (en) | Information check system | |
JPS524741A (en) | Memory control system | |
JPS5339032A (en) | Branch control system | |
JPS5395525A (en) | Page print processor | |
JPS5280747A (en) | Buffer memory control system | |
JPS5436151A (en) | Test unit for micro computer system | |
JPS5372428A (en) | Data renewal system | |
JPS5335439A (en) | Store control system | |
JPS53116042A (en) | System controller | |
JPS5422729A (en) | Information processor | |
JPS5411647A (en) | Buffer retray system | |
JPS51124335A (en) | Memory control device in multiprocessor configuration |