JPS56114026A - Data processor - Google Patents

Data processor

Info

Publication number
JPS56114026A
JPS56114026A JP1547480A JP1547480A JPS56114026A JP S56114026 A JPS56114026 A JP S56114026A JP 1547480 A JP1547480 A JP 1547480A JP 1547480 A JP1547480 A JP 1547480A JP S56114026 A JPS56114026 A JP S56114026A
Authority
JP
Japan
Prior art keywords
transfer
data
contents
information
peripheral device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1547480A
Other languages
Japanese (ja)
Other versions
JPS6019023B2 (en
Inventor
Fusao Funaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP1547480A priority Critical patent/JPS6019023B2/en
Publication of JPS56114026A publication Critical patent/JPS56114026A/en
Publication of JPS6019023B2 publication Critical patent/JPS6019023B2/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
    • G06F13/4226—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus with asynchronous protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)

Abstract

PURPOSE:To realize a cyclic transfer of data among the peripheral device without monopolizing the CPU, by providing a data transmission channel incorporating a timer among the peripheral devices. CONSTITUTION:The data transmission channel 5 stores temporarily the information given from several peripheral devices in the buffer memory 6 via the data line 7. The cycle time is set to the cycle time register RG23 from the CPU via the input/ output line 13, and the control command is sent to the control circuit 9. The contents are added 24 together between the RG23 and the timer TM22, and the result of addition is set to the TMRG25. This contents shows the time when the next transfer of data is carried out. A comparison 26 is given to the contents between the TM22 and RG25, and the start signal is sent to the circuit 9 when a coincidence is obtained. The circuit 9 checks the state of the peripheral device that is going to transfer the information by the control command and via the status line 8. If the peripheral device is in the ready state, the transfer of information is carried out with every fixed cycle between the memory 6 and the addresses of the peripheral devices designated by the address registers 11 and 12.
JP1547480A 1980-02-13 1980-02-13 data processing equipment Expired JPS6019023B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1547480A JPS6019023B2 (en) 1980-02-13 1980-02-13 data processing equipment

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1547480A JPS6019023B2 (en) 1980-02-13 1980-02-13 data processing equipment

Publications (2)

Publication Number Publication Date
JPS56114026A true JPS56114026A (en) 1981-09-08
JPS6019023B2 JPS6019023B2 (en) 1985-05-14

Family

ID=11889791

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1547480A Expired JPS6019023B2 (en) 1980-02-13 1980-02-13 data processing equipment

Country Status (1)

Country Link
JP (1) JPS6019023B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57166658A (en) * 1981-04-06 1982-10-14 Hitachi Ltd Auxiliary storage device
JPS6039265A (en) * 1983-08-12 1985-03-01 Fujitsu Ltd Data transfer system

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57166658A (en) * 1981-04-06 1982-10-14 Hitachi Ltd Auxiliary storage device
JPS6039265A (en) * 1983-08-12 1985-03-01 Fujitsu Ltd Data transfer system

Also Published As

Publication number Publication date
JPS6019023B2 (en) 1985-05-14

Similar Documents

Publication Publication Date Title
ES465431A1 (en) Microprocessor architecture with integrated interrupts and cycle steals prioritized channel
JPS57105879A (en) Control system for storage device
KR940007649A (en) Digital signal processor
KR860700300A (en) Input memory circuit means and its distribution method
JPS56114026A (en) Data processor
JPS57157325A (en) Microcomputer
JPS5720831A (en) Local burst transfer controlling system
JPS54161854A (en) Input/output control system for information processor
JPS56118133A (en) Direct memory access circuit
JPS57117035A (en) Data transfer device of asynchronous device
JPS54140439A (en) Composite computer device
JPS57105019A (en) Data transfer controlling system
JPS56168251A (en) Data transfer buffer system
JPS6491235A (en) Control system for counter circuit
JPS5466732A (en) Data buffer control unit in data transfer unit
JPS57150038A (en) Address designating circuit
JPS56153421A (en) Information processor
JPS5498134A (en) Input/output control system
JPS53113438A (en) Data transfer unit
JPS5571338A (en) Hdlc receiving system
JPS56149626A (en) Channel device
JPS5478635A (en) Data transfer control circuit
JPS5721146A (en) Data transmission system
JPS5783864A (en) Multiprocessor system
FR2416509A1 (en) Digital data transfer device - has control unit comprising clock coupled to random access instruction store and register