FR2416509A1 - Digital data transfer device - has control unit comprising clock coupled to random access instruction store and register - Google Patents

Digital data transfer device - has control unit comprising clock coupled to random access instruction store and register

Info

Publication number
FR2416509A1
FR2416509A1 FR7803268A FR7803268A FR2416509A1 FR 2416509 A1 FR2416509 A1 FR 2416509A1 FR 7803268 A FR7803268 A FR 7803268A FR 7803268 A FR7803268 A FR 7803268A FR 2416509 A1 FR2416509 A1 FR 2416509A1
Authority
FR
France
Prior art keywords
register
control unit
random access
access instruction
instruction store
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR7803268A
Other languages
French (fr)
Other versions
FR2416509B1 (en
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
DAVIDJUK ALEXANDR
Original Assignee
DAVIDJUK ALEXANDR
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by DAVIDJUK ALEXANDR filed Critical DAVIDJUK ALEXANDR
Priority to FR7803268A priority Critical patent/FR2416509A1/en
Publication of FR2416509A1 publication Critical patent/FR2416509A1/en
Application granted granted Critical
Publication of FR2416509B1 publication Critical patent/FR2416509B1/fr
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/20Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24Handling requests for interconnection or transfer for access to input/output bus using interrupt
    • G06F13/26Handling requests for interconnection or transfer for access to input/output bus using interrupt with priority control

Abstract

The device comprises a register and a decoder having its inputs coupled to a first output of the register. A transmitter state change acknowledgement signal generator comprises AND-gates, whose number is equal to that of transmitter message outputs. A priority transmitter operated interrupt signal generator and a random access instruction store are also provided. A switch has signal i/ps coupled to respective o/p buses and an enabling i/p coupled to a control unit. The control unit also includes a delay circuit.
FR7803268A 1978-02-06 1978-02-06 Digital data transfer device - has control unit comprising clock coupled to random access instruction store and register Granted FR2416509A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
FR7803268A FR2416509A1 (en) 1978-02-06 1978-02-06 Digital data transfer device - has control unit comprising clock coupled to random access instruction store and register

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR7803268A FR2416509A1 (en) 1978-02-06 1978-02-06 Digital data transfer device - has control unit comprising clock coupled to random access instruction store and register

Publications (2)

Publication Number Publication Date
FR2416509A1 true FR2416509A1 (en) 1979-08-31
FR2416509B1 FR2416509B1 (en) 1980-10-17

Family

ID=9204241

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7803268A Granted FR2416509A1 (en) 1978-02-06 1978-02-06 Digital data transfer device - has control unit comprising clock coupled to random access instruction store and register

Country Status (1)

Country Link
FR (1) FR2416509A1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2624995A1 (en) * 1987-12-17 1989-06-23 Peugeot DEVICE FOR TRANSMITTING INFORMATION BETWEEN SEVERAL ORGANS OF A MOTOR VEHICLE AND A CENTRAL INFORMATION PROCESSING UNIT
US4929941A (en) * 1987-11-25 1990-05-29 Automobiles Peugeot Device for transmitting items of information for an automobile vehicle and a method of using said device

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4929941A (en) * 1987-11-25 1990-05-29 Automobiles Peugeot Device for transmitting items of information for an automobile vehicle and a method of using said device
FR2624995A1 (en) * 1987-12-17 1989-06-23 Peugeot DEVICE FOR TRANSMITTING INFORMATION BETWEEN SEVERAL ORGANS OF A MOTOR VEHICLE AND A CENTRAL INFORMATION PROCESSING UNIT
EP0322272A1 (en) * 1987-12-17 1989-06-28 Automobiles Peugeot Transmission system between several units of a motor vehicle and a central processing unit

Also Published As

Publication number Publication date
FR2416509B1 (en) 1980-10-17

Similar Documents

Publication Publication Date Title
JPS57117027A (en) Signal sending and receiving circuit
JPS6474615A (en) Data input/output circuit
AU510240B2 (en) Common polling logic for input/output interrupt or cycle steal data transfer requests
FR2416509A1 (en) Digital data transfer device - has control unit comprising clock coupled to random access instruction store and register
JPS5338937A (en) Address conversion mechanism of electronic computer system
JPS641050A (en) Computer system provided with byte order conversion mechanism
GB1433259A (en) Circuit arrangement for transmitting signals between electrinic
JPS5745657A (en) Storage device
JPS5771035A (en) Input and output equipment for microcomputer
SU1354191A1 (en) Microprogram control device
JPS56114026A (en) Data processor
JPS57125425A (en) System for information transmission
JPS5214323A (en) Shift register data transfer control system
JPS54122944A (en) Logic circuit
JPS5326634A (en) Arrang ement sequence alteration unit for digital signal
JPS5587201A (en) Double system controller
JPS5643896A (en) Key telephone control circuit
JPS57209569A (en) Memory access device in vector processor system
JPS5760433A (en) Word conversion system
JPS55153021A (en) Data transfer system of multiprocessor system
JPS5419615A (en) Control system for input and output unit
JPS5396605A (en) Data transmission system
JPS51114807A (en) Data transmission equipment
JPS51112240A (en) Input output unit control system
JPS57125877A (en) Electronic clock with alarm

Legal Events

Date Code Title Description
ST Notification of lapse