JPS5487012A - Picture encoding system - Google Patents

Picture encoding system

Info

Publication number
JPS5487012A
JPS5487012A JP15353577A JP15353577A JPS5487012A JP S5487012 A JPS5487012 A JP S5487012A JP 15353577 A JP15353577 A JP 15353577A JP 15353577 A JP15353577 A JP 15353577A JP S5487012 A JPS5487012 A JP S5487012A
Authority
JP
Japan
Prior art keywords
picture
rough
information
memory
decoder
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP15353577A
Other languages
Japanese (ja)
Other versions
JPS6245751B2 (en
Inventor
Kazuo Ozeki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP15353577A priority Critical patent/JPS5487012A/en
Publication of JPS5487012A publication Critical patent/JPS5487012A/en
Publication of JPS6245751B2 publication Critical patent/JPS6245751B2/ja
Granted legal-status Critical Current

Links

Abstract

PURPOSE: To relaize a high-efficiency picture transmission system through which the transmission quantity can be reduced without lowering the picture quality.
CONSTITUTION: The transmission side and the reception side are shown in (a) and (b) respectively. The output signal of picture input device 1 is digitized via A-D converter 2 and then memorized in memory unit 3. Roughness/fineness decision circuit 4 decides the rough and fine areas of the picture. Then the roughness/fineness boundary information is encoded through encoder 5, and at the same time the picture encoding is given to the rough and fine areas decided by encoder 6 and 7. These encoded signals are stored once into buffer memory 8 and then sent to modulator 9 every picture frame to be modulated and transmitted. The transmitted modulated picture signals are decoded by decoder 11 and then stored in buffer memory 12; and the boundary information of the rough and fine areas is decoded through decoder 13 to be sent to control circuit 14. Based on this information, the control is given to the rough and fine parts of the information supplied to decoder 15 and 16 from memory 12, thus obtaining the picture information at memory 17.
COPYRIGHT: (C)1979,JPO&Japio
JP15353577A 1977-12-22 1977-12-22 Picture encoding system Granted JPS5487012A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15353577A JPS5487012A (en) 1977-12-22 1977-12-22 Picture encoding system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15353577A JPS5487012A (en) 1977-12-22 1977-12-22 Picture encoding system

Publications (2)

Publication Number Publication Date
JPS5487012A true JPS5487012A (en) 1979-07-11
JPS6245751B2 JPS6245751B2 (en) 1987-09-29

Family

ID=15564631

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15353577A Granted JPS5487012A (en) 1977-12-22 1977-12-22 Picture encoding system

Country Status (1)

Country Link
JP (1) JPS5487012A (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5038529A (en) * 1973-08-07 1975-04-10
JPS50127504A (en) * 1974-03-27 1975-10-07
JPS5144770A (en) * 1974-10-15 1976-04-16 Matsushita Electric Ind Co Ltd CHOKUSENKUDOSOCHI
JPS5148850A (en) * 1974-10-24 1976-04-27 Takasago Thermal Engineering

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5038529A (en) * 1973-08-07 1975-04-10
JPS50127504A (en) * 1974-03-27 1975-10-07
JPS5144770A (en) * 1974-10-15 1976-04-16 Matsushita Electric Ind Co Ltd CHOKUSENKUDOSOCHI
JPS5148850A (en) * 1974-10-24 1976-04-27 Takasago Thermal Engineering

Also Published As

Publication number Publication date
JPS6245751B2 (en) 1987-09-29

Similar Documents

Publication Publication Date Title
EP0445574A3 (en) Digital clock buffer circuit providing controllable delay
JPS55162179A (en) Picture processing method
JPS5395518A (en) Facsimile input system
JPS5487012A (en) Picture encoding system
JPS533724A (en) Picture transmission unit
JPS5471923A (en) Coding system for television signal
JPS5523653A (en) Reproducing method of intermediate tone
JPS5750181A (en) Multi-value dither coding system of video signal
JPS5318321A (en) Signal system of facsimile electric transmission
JPS5480021A (en) Facsimile device
JPS54114112A (en) Reception picture information correcting system for facsimile
JPS5730463A (en) Adaptive forecasting and decoding device
JPS57190453A (en) Facsimile system
JPS5447513A (en) Encoding system for television signal
JPS52120613A (en) Video signal processing circuit
JPS53138628A (en) Compressed data reproducing method using interpolation
JPS5342661A (en) Ac-dc converting and encoding circuit
JPS55623A (en) Transmission system of narrow-band still picture
JPS5412513A (en) Facsimile tranismission system
JPS5531330A (en) Picture conversion device
JPS5444817A (en) Facsimile system
JPS55143875A (en) Facsimile signal redundancy suppression coding system
JPS5472621A (en) Dot interlacing device
JPS5337314A (en) Signal demodulating system
JPS5732175A (en) Additional-information recording method of facsimile equipment