JPS54114036A - Display unit - Google Patents

Display unit

Info

Publication number
JPS54114036A
JPS54114036A JP2129178A JP2129178A JPS54114036A JP S54114036 A JPS54114036 A JP S54114036A JP 2129178 A JP2129178 A JP 2129178A JP 2129178 A JP2129178 A JP 2129178A JP S54114036 A JPS54114036 A JP S54114036A
Authority
JP
Japan
Prior art keywords
signal
memory
memorized
written
display unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2129178A
Other languages
Japanese (ja)
Other versions
JPS6036151B2 (en
Inventor
Masayoshi Hirashima
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP2129178A priority Critical patent/JPS6036151B2/en
Publication of JPS54114036A publication Critical patent/JPS54114036A/en
Publication of JPS6036151B2 publication Critical patent/JPS6036151B2/en
Expired legal-status Critical Current

Links

Landscapes

  • Television Systems (AREA)

Abstract

PURPOSE: To simplify the constitution of the display unit as well as to ensure the application in a wide range by replacing the logic part with the microprocessor.
CONSTITUTION: The 1-line equivalent character signal piled during the vertical flyback time of the television signal is memorized in buffer memory 7. Decision signal DS memorized in the first half of shift register 7 among the character signals is written into random access memory 10 via input control circuit 15, and thus a comparison is given between signal DS written into memory 10 via microprocessor 8 and the contents memorized in read-only memory 9. In this case, if it is decided that picture signal V is included in signal SD, the picture signals equivalent to one picture frame are memorized in main memory 16 to display the character images on the display unit. While in case program signal PS is contained in signal DS, signal PS is written into memory 12. And processor 8 executes the program signals and displays them.
COPYRIGHT: (C)1979,JPO&Japio
JP2129178A 1978-02-25 1978-02-25 display device Expired JPS6036151B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2129178A JPS6036151B2 (en) 1978-02-25 1978-02-25 display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2129178A JPS6036151B2 (en) 1978-02-25 1978-02-25 display device

Publications (2)

Publication Number Publication Date
JPS54114036A true JPS54114036A (en) 1979-09-05
JPS6036151B2 JPS6036151B2 (en) 1985-08-19

Family

ID=12051025

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2129178A Expired JPS6036151B2 (en) 1978-02-25 1978-02-25 display device

Country Status (1)

Country Link
JP (1) JPS6036151B2 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5664581A (en) * 1979-10-31 1981-06-01 Hitachi Ltd Character broadcast receiver
JPS59100673A (en) * 1982-11-30 1984-06-09 Sony Corp Television receiver
JPS59224990A (en) * 1983-06-04 1984-12-17 Sharp Corp Character broadcast receiver

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5664581A (en) * 1979-10-31 1981-06-01 Hitachi Ltd Character broadcast receiver
JPS6243591B2 (en) * 1979-10-31 1987-09-16 Hitachi Ltd
JPS59100673A (en) * 1982-11-30 1984-06-09 Sony Corp Television receiver
JPS59224990A (en) * 1983-06-04 1984-12-17 Sharp Corp Character broadcast receiver

Also Published As

Publication number Publication date
JPS6036151B2 (en) 1985-08-19

Similar Documents

Publication Publication Date Title
US5838389A (en) Apparatus and method for updating a CLUT during horizontal blanking
CA2065979A1 (en) Mode dependent minimum fifo fill level controls processor access to video memory
KR880004677A (en) Scanning display system
JPS57109477A (en) Two picture television receiver
JPS54114036A (en) Display unit
US5495267A (en) Display control system
JPS5454531A (en) Crt display unti
JPS5741734A (en) Crt controlling system
JPS5582389A (en) Scanning speed change method for printer
JPS5566181A (en) Double-screen display television picture receiver
KR910021130A (en) TV receiver
JPS55153484A (en) Interlace correction circuit for two screen television receiver
JPS6486193A (en) Changeover control of double buffer
JPS54122031A (en) Television screen display unit
JPS57209563A (en) Diagram editing system
KR100205606B1 (en) Port read circuit using vertical synchronous signal
JPS6450179A (en) Picture data fetching and processing device
KR970000394Y1 (en) Image processor capable of controlling osd size
JPS5361221A (en) Driving system for liquid crystal panel
JP2001331168A (en) Image display device
JPS54152822A (en) Continuous display unit for trend graph
JPS5487126A (en) Character display unit enabling picture display
JPS57199376A (en) Character graphic displaying circuit
JPS5528642A (en) Reception unit for television multiplex braodcast
JPS5324723A (en) Coding system for ntsc signal between frames