JP3029219B2 - Spread spectrum signal receiver - Google Patents

Spread spectrum signal receiver

Info

Publication number
JP3029219B2
JP3029219B2 JP03348899A JP34889991A JP3029219B2 JP 3029219 B2 JP3029219 B2 JP 3029219B2 JP 03348899 A JP03348899 A JP 03348899A JP 34889991 A JP34889991 A JP 34889991A JP 3029219 B2 JP3029219 B2 JP 3029219B2
Authority
JP
Japan
Prior art keywords
signal
spreading code
spread
synchronization acquisition
frequency
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP03348899A
Other languages
Japanese (ja)
Other versions
JPH05175937A (en
Inventor
敦也 横井
Original Assignee
東洋通信機株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 東洋通信機株式会社 filed Critical 東洋通信機株式会社
Priority to JP03348899A priority Critical patent/JP3029219B2/en
Publication of JPH05175937A publication Critical patent/JPH05175937A/en
Application granted granted Critical
Publication of JP3029219B2 publication Critical patent/JP3029219B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【産業上の利用分野】本発明は拡散符号の同期捕捉に要
する時間を短縮したスペクトル拡散信号受信装置に関す
る。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a spread spectrum signal receiving apparatus which shortens the time required for synchronously acquiring a spread code.

【0002】[0002]

【従来の技術】スペクトラム拡散通信方式は広い周波数
帯域に信号を拡散して伝送するもので、単位ヘルツあた
りの電力が小さく、他の通信へ妨害を与えることが少な
い上に、雑音や伝送路特性の影響を受けにくい等の特徴
を有し、近年雑音の多い通信回線を利用したデータ伝送
等に多用されつつある。
2. Description of the Related Art A spread spectrum communication system transmits a signal by spreading the signal over a wide frequency band. The power per unit hertz is small, and there is little interference with other communication. In recent years, it is often used for data transmission and the like using a noisy communication line .

【0003】この通信方式を利用した送信受信各装置の
構成の従来例を図2、図3に示す。図2に於いて拡散信
号発生器PNGはクロック発生器OSCから供給される
クロック信号 T 従い、拡散符号p(t)を発生し、
この拡散符号p(t)により送信データd(t)は拡散
変調器M1に於いて拡散される。
FIGS. 2 and 3 show a conventional example of the configuration of each device for transmission and reception using this communication system. Spread signal generator PNG In Figure 2 follows the clock signal f T supplied from the clock generator OSC, it generates a spreading code p (t),
The transmission data d (t) is spread in the spreading modulator M1 by the spreading code p (t).

【0004】発振器CGから供給される搬送波fcは、
変調器M2に於いて拡散後の信号により変調され、送出
される。送信される信号x(t)は、 x(t)=d(t)p(t)cos(2πfct) で表わされる。
[0004] The carrier fc supplied from the oscillator CG is
The modulated signal is modulated by the spread signal in the modulator M2 and transmitted. The transmitted signal x (t) is represented by x (t) = d (t) p (t) cos (2πfct).

【0005】図3に於いて受信信号y(t)は、 y(t)=x(t)+n(t) (但しn(t)
は雑音)で表わされる。
In FIG. 3, a received signal y (t) is expressed as follows: y (t) = x (t) + n (t) (where n (t)
Is noise).

【0006】この受信信号y(t)は、逆拡散変調器M
3に於いて受信側で生成された拡散信号p’(t)によ
り逆拡散され、逆拡散された干渉信号等が帯域フィルタ
BPF1により除去された後、同期検波器11で検波さ
れ元のデータd(t)に復元される。
[0006] The received signal y (t) is applied to a despread modulator M
3, the signal is despread by the spread signal p ′ (t) generated on the receiving side, and the despread interference signal and the like are removed by the bandpass filter BPF1. (T) is restored.

【0007】受信側の拡散信号p’(t)は、送信側の
拡散符号p(t)と同期を取る必要があり、この同期捕
捉には種々の方法があるが、回路構成が比較的簡単であ
ることから、スライディング相関器が多く用いられる。
The spread signal p '(t) on the receiving side must be synchronized with the spreading code p (t) on the transmitting side. There are various methods for acquiring the synchronization, but the circuit configuration is relatively simple. Therefore, a sliding correlator is often used.

【0008】図3に示した受信装置でもこの方式を用い
ており、逆拡散変調器M3の出力は帯域フィルタBPF
2をへて二乗検波器12に供給され、ここでキャリア成
分が除去される。該信号RSは積分器13により拡散符
号p’(t)の1周期の期間Tの間積分され、この積分
値が送信側の拡散符号p(t)と受信側拡散符号p’
(t)の相関値r(τ)を表わすが、両者の位相が一致
したとき、即ち同期が捕捉されたときこの値が最大にな
る。
The receiving apparatus shown in FIG. 3 also uses this method, and the output of the despread modulator M3 is a band-pass filter BPF
The signal is supplied to the square wave detector 12 through 2 to remove the carrier component. The signal RS is integrated by the integrator 13 during a period T of one cycle of the spread code p ′ (t), and this integrated value is transmitted as the spread code p (t) on the transmission side and the spread code p ′ on the reception side.
This represents the correlation value r (τ) of (t), which becomes maximum when the phases match, that is, when synchronization is acquired.

【0009】同期捕捉時は、受信側拡散符号p’(t)
の周波数frと送信側拡散符号p(t)の周波数fT
間に△fの差を持たせる。これにより△fの速さで両者
の位相が変化する。これで同期点を探す。r(τ)が所
定値以上となったときが同期捕捉(同期確立)のときで
ある。
At the time of synchronization acquisition, the receiving side spreading code p '(t)
△ f and the frequency f T of the transmission-side spreading code p (t). Thereby, both phases change at the speed of Δf . This finds a sync point. The time when r (τ) becomes equal to or more than a predetermined value is the time of synchronization acquisition (synchronization establishment).

【0010】2値化回路14が前記積分器13の出力r
(τ)が所定値を越えたとき、同期が捕捉されたことを
表わすSYNC信号を発生し、この信号によりスイッチ
回路15が切替えられ、電圧制御発振器VCOは以後遅
延ロックループDLLの出力電圧VDLL で制御される。
The binarizing circuit 14 outputs the output r of the integrator 13
When (τ) exceeds a predetermined value, a SYNC signal indicating that synchronization has been acquired is generated, and the switch circuit 15 is switched by this signal, and the voltage controlled oscillator VCO thereafter outputs the output voltage V DLL of the delay locked loop DLL. Is controlled by

【0011】即ち、電圧制御発振器VCOの発振周波数
(拡散信号クロック周波数)fr及び入力制御電圧Vc
は次のように表われる。 同期捕捉動作中 fr=fT +△f,Vc=Vo+△V 同期確立後 fr≒fT , Vc=VDLL 但しVoはfr=fT となるときのVc、またVDLL
Vo しかしながら、上記従来の同期捕捉方式では、秒あたり
2π△fラジアンの速度で少しずつ受信側の位相をずら
しながら同期点を探す方法のため同期捕捉時間が長く、
もし△fを大きくすれば、同期捕捉時間は短縮出来る
が、そうすると同期が捕捉された状態の時間が短くなる
ため相関値r(τ)が低下し、伝送路の雑音や干渉信号
に影響され易くなって、これにより今度は同期捕捉が混
雑になると云う新たな問題を招く。
That is, the oscillation frequency (spread signal clock frequency) fr of the voltage controlled oscillator VCO and the input control voltage Vc
Is expressed as follows. During synchronization acquisition operation fr = f T + Δf, Vc = Vo + ΔV After synchronization is established frΔf T , Vc = V DLL where Vo is Vc when fr = f T and V DLL
Vo However, in the above-described conventional synchronization acquisition method, the synchronization acquisition time is long because a method of searching for a synchronization point while shifting the phase of the receiving side little by little at a rate of 2π △ f radians per second,
If △ f is increased, the synchronization acquisition time can be shortened. However, if this is the case, the time during which synchronization is acquired is shortened, so that the correlation value r (τ) is reduced, and it is easily affected by transmission line noise and interference signals. This introduces a new problem that the synchronization acquisition becomes congested.

【0012】[0012]

【目的】本発明は上述したような従来のスペクトル拡散
信号受信装置に於ける問題点の解決をはかり、初期同期
捕捉を迅速化した装置を提供することを目的とする。
SUMMARY OF THE INVENTION It is an object of the present invention to solve the above-mentioned problems in the conventional spread spectrum signal receiving apparatus and to provide an apparatus which can speed up initial synchronization acquisition.

【0013】[0013]

【課題を解決するための手段】そこで本発明では、逆拡
散され検波された受信信号を所定区間積分する積分器
と、前記逆拡散用拡散符号を発生する拡散符号発生器
と、該拡散符号発生用クロック信号を供給するクロック
信号発生器とを用い、該クロック信号発生器の初期同期
引き込み時周波数が前記積分器出力に対応して変更され
るようにして、上記課題の解決を図る。
SUMMARY OF THE INVENTION Accordingly, the present invention provides an integrator for integrating a despread and detected received signal for a predetermined interval , a spreading code generator for generating the despreading spread code, and a spread code generator. A clock signal generator for supplying a clock signal for use in the system is provided, and the frequency at the time of initial synchronization pull-in of the clock signal generator is changed in accordance with the output of the integrator to solve the above-mentioned problem.

【0014】同期捕捉時に、逆拡散された信号を拡散符
号周期より長区間積分を行なうことで、積分器の出力r
N (τ)は、伝送路の雑音等の電力にほぼ等価となる
また、同期捕捉時この出力rN (τ)の大きさ、即ち雑
音レベルに反比例して前記△fの値を変化させる。これ
により回線の雑音が小さいときは△fを大きくし、同期
捕捉速度の向上を図り、また逆に雑音レベルが大きいと
きは△fを小さくし、同期捕捉に要する時間が長くなる
ものの同期維持を図り、雑音等による同期捕捉機能の低
下を防止する。
At the time of synchronization acquisition, the despread signal is
By performing long-range integration from the signal cycle , the output r of the integrator
N (τ) is substantially equivalent to power such as noise in the transmission path .
During synchronization acquisition , the value of Δf is changed in inverse proportion to the magnitude of the output r N (τ), that is, the noise level. In this way, when the line noise is small, Δf is increased to improve the synchronization acquisition speed. Conversely, when the noise level is large, Δf is decreased to maintain the synchronization although the time required for synchronization acquisition becomes longer. It is possible to prevent the synchronization acquisition function from deteriorating due to noise or noise.

【0015】[0015]

【実施例】以下本発明の詳細を図示実施例に基づいて説
明する。図1は本発明に係るスペクトル拡散信号受信装
置の一実施例を示すブロック図である。同図に於て21
は積分器で、所定区間、二乗検波器出力RSを積分し、
積分値rN (τ)を出力する。22は△V制御回路で、
この積分値rN (τ)に対応した電圧偏移値△V(r
N )を選択し、基準電圧Voにこれを加算してスイッチ
回路15に供給する。
DESCRIPTION OF THE PREFERRED EMBODIMENTS The details of the present invention will be described below with reference to the illustrated embodiments. FIG. 1 is a block diagram showing one embodiment of a spread spectrum signal receiving apparatus according to the present invention. In the figure, 21
Is an integrator that integrates a square detector output RS for a predetermined interval ,
Output the integral value r N (τ). 22 is a △ V control circuit,
The voltage deviation value ΔV (r) corresponding to this integral value r N (τ)
N ) is selected, added to the reference voltage Vo, and supplied to the switch circuit 15.

【0016】電圧制御発振器VCOの発振周波数(拡散
信号クロック周波数)fr及び入力制御電圧Vcは次の
ように表わされる。 同期捕捉動作中 fr=fT +△f(rN ),Vc=V
o+△V(rN ) 同期確立後 fr≒fT , Vc=V
DLL 但しVoはfr=fT となるときのVc、またVDLL
Vo 同期捕捉用電圧Vcを伝送路の雑音等の状態に応じて変
化させることで、同期捕捉時間をそのときの雑音等のレ
ベルに応じた最短のものとすることが出来る。
The oscillation frequency (spread signal clock frequency) fr of the voltage controlled oscillator VCO and the input control voltage Vc are expressed as follows. During synchronization acquisition operation fr = f T + △ f (r N ), Vc = V
o + △ V (r N ) After synchronization is established fr ≒ f T , Vc = V
DLL where Vo is Vc when fr = f T and V DLL
Vo By changing the synchronization acquisition voltage Vc in accordance with the state of noise or the like in the transmission path, the synchronization acquisition time can be made the shortest according to the level of noise or the like at that time.

【0017】この最短の時間で同期捕捉が実行され、積
分器13出力r(τ)が所定値を越える、即ち同期が捕
捉されると、2値化回路14はSYNC信号を発生し、
この信号によりスイッチ回路15が切替えられる。この
あと電圧制御発振器VCOは、上式に示すように遅延ロ
ックループDLLの出力電圧VDLL で制御される。
When the synchronization is acquired in the shortest time and the output r (τ) of the integrator 13 exceeds a predetermined value, that is, when the synchronization is acquired, the binarization circuit 14 generates a SYNC signal.
The switch circuit 15 is switched by this signal. Thereafter, the voltage controlled oscillator VCO is controlled by the output voltage V DLL of the delay locked loop DLL as shown in the above equation.

【0018】なおSYNC信号はリセット信号として△
V制御回路22にも供給され、該回路22はこれに応動
して初期状態に復帰し、次の同期捕捉動作開始時、その
ときの積分器21出力rN (τ)に対応した新たな電圧
偏移値△V(rN )を選択する。
The SYNC signal is used as a reset signal.
In response to this, the circuit 22 returns to the initial state, and at the start of the next synchronization acquisition operation, a new voltage corresponding to the output r N (τ) of the integrator 21 at that time. The shift value ΔV (r N ) is selected.

【0019】積分器21の積分期間(請求項にいう所定
区間)は伝送路に特性に応じて定めるが、本実施例では
拡散符号p(t)の周期(T)の符号長(N)倍として
いる。例えば、T=2047ビット長、N=10であれ
ば、積分期間20.470ビット長となる。
The integration period of the integrator 21 (the predetermined period
The section is determined according to the characteristics of the transmission path, but in this embodiment, it is set to a code length (N) times the period (T) of the spread code p (t). For example, if T = 2047 bits long and N = 10 , the integration period is 20.470 bits long.

【0020】ある程度長周期の積分を行なうことで前述
のようにその出力rN (τ)は伝送路の雑音等の電力に
等価なものとなる。
As described above, the output r N (τ) becomes equivalent to the power such as noise in the transmission line by performing the integration with a long period to some extent.

【0021】積分器21の積分期間の始期、終期の採り
方は幾つか考えられる。例えば同期捕捉動作開始に先立
って行ない、その結果(積分値rN (τ))を電圧偏移
値△V(rN )に反映させて同期捕捉動作を開始させて
も良く、或は同期捕捉動作開始に先立って積分動作を開
始させ、次いで同期捕捉動作を開始させ、途中からその
結果(積分値rN (τ))を電圧偏移値△V(rN )に
反映させても良い。
There are several ways to determine the beginning and end of the integration period of the integrator 21. For example, the synchronization acquisition operation may be performed prior to the start of the synchronization acquisition operation, and the result (integral value r N (τ)) may be reflected in the voltage deviation value ΔV (r N ) to start the synchronization acquisition operation. The integration operation may be started before the operation is started, and then the synchronization acquisition operation may be started, and the result (integral value r N (τ)) may be reflected on the voltage deviation value ΔV (r N ) from the middle.

【0022】更には、同期捕捉動作開始と積分動作を同
時に開始させ、その結果(積分値rN (τ))がでた時
点から電圧偏移値△V(rN )に反映させても良く、尚
更には同期捕捉動作の時期と関係なく移動平均的積分を
常時行なわせるのも良い。例えば上記例と同じように積
分期間T・N=2047ビット長×10とするとき、期
間T(2047ビット長)毎に二乗検波器12出力RS
の積分値rNT(τ)を採る。これを順次記憶し、N個
(10個)のデータを保持し、保持データがN個(10
個)を越えたらその次からは一番古いデータを破棄し新
しいものを最後に追加しながら、N個(10個)のデー
タの合計を以て積分値rN (τ)とする。
Furthermore, the start of the synchronization acquisition operation and the integration operation may be started simultaneously, and the result (integral value r N (τ)) may be reflected on the voltage deviation value ΔV (r N ) from the time when the result is obtained. Still further, the moving average integration may be constantly performed irrespective of the timing of the synchronization acquisition operation. For example, as in the above example, when the integration period T · N = 2047 bit length × 10, the square wave detector 12 outputs RS every period T (2047 bit length).
Take the integral value r NT (τ) of These are sequentially stored, and N (10) data are held, and the held data is N (10).
), The oldest data is discarded and new data is added last, and the integrated value r N (τ) is obtained by summing the N (10) data.

【0023】積分値rN (τ)と電圧偏移値△V(r
N )の間には反比例の関係を持たせ、その比例の関数は
伝送路の特性に応じて定める。例えば、標準の積分値を
NO(τ)、これに対する標準の電圧偏移値を△VO
(rN )、あるときの積分値rN1(τ)としこれに対す
る標準の電圧偏移値を△V1 (rN )、増加率r
N1(τ)/rNO(τ)をpとするとき、比例の関数とし
て例えば下記の様な例が考えられる。 △V1 (rN )=ーp△VO (rN ) △V1 (rN )=ーp2 △VO (rN ) 他の部分は従来例と同じである。同じ符号を付し、説明
を略す。
The integral value r N (τ) and the voltage deviation value ΔV (r
N ) has an inversely proportional relationship, and the proportional function is determined according to the characteristics of the transmission path. For example, the standard integral value is r NO (τ), and the standard voltage deviation value corresponding thereto is ΔV O
(R N ), an integrated value r N1 (τ) at a certain time, and a standard voltage deviation value corresponding thereto is ΔV 1 (r N ), and an increase rate r
When N1 a (τ) / r NO (τ ) and p, such examples of example below as a function of the proportional are contemplated. ΔV 1 (r N ) = − p △ V O (r N ) ΔV 1 (r N ) = − p 2 ΔV O (r N ) The other parts are the same as the conventional example. The same reference numerals are given and the description is omitted.

【0024】以上説明したように、本発明では逆拡散さ
れ検波された受信信号を所定区間積分し、その大きさに
対応して初期同期引き込み時の受信側拡散符号の追従速
度を調節するようにした。従って雑音や妨害に対しては
従来のものと同等の性能を保ちながら、同期捕捉時間の
短縮ができ、効率的で確実なデータ通信が出来る。
As described above, in the present invention, the reception signal despread and detected is integrated for a predetermined period, and the following speed of the reception side spreading code at the time of initial synchronization pull-in is adjusted in accordance with the magnitude of the integration. did. Therefore, the synchronization acquisition time can be shortened and the data communication can be performed efficiently and reliably while maintaining the same performance as the conventional one against noise and interference.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の一実施例を示すブロック図である。FIG. 1 is a block diagram showing one embodiment of the present invention.

【図2】送信側回路構成を示すブロック図である。FIG. 2 is a block diagram showing a circuit configuration on a transmission side.

【図3】従来例を示すブロック図である。FIG. 3 is a block diagram showing a conventional example.

【符号の説明】[Explanation of symbols]

RS 逆拡散され検波された受信信号 N・T 所定区間 p’(t) 逆拡散符号 PNG 拡散符号発生器 R クロック信号 VCO クロック信号発生器RS Despread and detected reception signal NT predetermined section p '(t) Despread code PNG Spread code generator f R Clock signal VCO Clock signal generator

───────────────────────────────────────────────────── フロントページの続き (58)調査した分野(Int.Cl.7,DB名) H04J 13/00 ──────────────────────────────────────────────────続 き Continued on the front page (58) Field surveyed (Int.Cl. 7 , DB name) H04J 13/00

Claims (2)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】 逆拡散変調器と、送信側と同じ拡散符号
を発生する拡散符号発生器と、拡散符号発生器に供給す
るクロック信号を発生する可変周波数発生器と、初期同
期捕捉時に前記クロック信号周波数を送信側拡散符号の
それと所要量Δfずらすようにしたスライディング相関
手段とを備えた拡散信号受信装置に於いて、前記初期同
期捕捉時に、逆拡散された信号を拡散符号周期より長区
間積分する積分手段と、該積分手段の出力に含まれる雑
音レベルに対応して前記スライディング相関手段に於け
る周波数偏移量Δfを変化させる制御手段とを備えたこ
とを特徴とする拡散信号受信装置。
1. A despreading modulator, a spreading code generator for generating the same spreading code as the transmitting side, a variable frequency generator for generating a clock signal to be supplied to the spreading code generator, In a spread signal receiving apparatus provided with a sliding correlation means for shifting a signal frequency from that of a transmission side spread code by a required amount Δf, at the time of the initial synchronization acquisition, the despread signal is integrated over a longer period than the spread code period. an integrating means for spread signal receiving apparatus characterized by comprising a control means in response to the noise level in the output of the integrating means to vary the in frequency deviation Δf in the sliding correlation means.
【請求項2】 逆拡散変調器と、送信側と同じ拡散信号
を発生する拡散符号発生器と、拡散符号発生器に供給す
るクロック信号を発生する可変周波数発生器と、逆拡散
された信号を所定区間積分する区間可変型積分器と、初
期同期捕捉時に前記クロック信号周波数を送信側拡散符
号のそれと所要量Δfずらすようにしたスライディング
相関手段とを備え、前記初期同期捕捉時に、前記スライ
ディング相関手段の周波数偏移量Δfを、前記区間可変
型積分器の出力に含まれる雑音レベルが小さいときは大
きくし、大きいときは小さくするよう変化させるように
構成したことを特徴とする拡散信号受信装置。
2. A despreading modulator, a spreading code generator for generating the same spreading signal as the transmitting side, a variable frequency generator for generating a clock signal to be supplied to the spreading code generator, and a despread signal. a section variable integrator for a predetermined interval integral, with the initial synchronization acquisition sender spreading code said clock signal frequency when it and the sliding correlator means as shifting requirements Delta] f, during the initial synchronization acquisition, the slide
The frequency shift amount Δf of the
Large when the noise level included in the output of the type integrator is low
So that if it is large, it will be changed to be small
Spread signal receiving apparatus characterized by constituting the.
JP03348899A 1991-12-05 1991-12-05 Spread spectrum signal receiver Expired - Lifetime JP3029219B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP03348899A JP3029219B2 (en) 1991-12-05 1991-12-05 Spread spectrum signal receiver

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP03348899A JP3029219B2 (en) 1991-12-05 1991-12-05 Spread spectrum signal receiver

Publications (2)

Publication Number Publication Date
JPH05175937A JPH05175937A (en) 1993-07-13
JP3029219B2 true JP3029219B2 (en) 2000-04-04

Family

ID=18400138

Family Applications (1)

Application Number Title Priority Date Filing Date
JP03348899A Expired - Lifetime JP3029219B2 (en) 1991-12-05 1991-12-05 Spread spectrum signal receiver

Country Status (1)

Country Link
JP (1) JP3029219B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH1022874A (en) 1996-07-09 1998-01-23 Hitachi Ltd Cdma communication system and method therefor

Also Published As

Publication number Publication date
JPH05175937A (en) 1993-07-13

Similar Documents

Publication Publication Date Title
US5062122A (en) Delay-locked loop circuit in spread spectrum receiver
JPS6340422A (en) Synchronization tracer for spread spectrum communication
US5365543A (en) Transmitting circuit and receiving circuit
JP3029219B2 (en) Spread spectrum signal receiver
US5077754A (en) Tau-dither circuit
JP3627054B2 (en) Spread spectrum code timing synchronizer
JPS6028170B2 (en) Code synchronization method for reception of spread spectrum signals
JPS59169244A (en) Synchronism deciding device
JPH1013307A (en) Digital delay locked loop
JP2770995B2 (en) Receiver for spread spectrum communication
JP2748075B2 (en) Spread spectrum communication system
JP2941649B2 (en) Pseudo random code synchronizer
JP3234446B2 (en) Spread spectrum signal demodulator
JP2989294B2 (en) Method of initial synchronization for spread spectrum communication system
JP2745995B2 (en) Spread spectrum demodulator
JP3249206B2 (en) Spread spectrum signal demodulation circuit
JPH04172728A (en) Spread spectrum signal receiver
JPH0131814B2 (en)
JPH05304513A (en) Method and circuit for spread spectrum synchronization
JPH02132935A (en) Receiving device for spread spectrum communication
JPS5974742A (en) Spread spectrum communication system
JPH05160805A (en) Spread spectrum communication system
JPH04247734A (en) Delay locking loop circuit
JPS5846103B2 (en) Synchronous signal generator
JPS595758A (en) Synchronizing method of fh (frequency hopping) communication

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20040730

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20041104

R150 Certificate of patent (=grant) or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20071112

Year of fee payment: 3

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 4

Free format text: PAYMENT UNTIL: 20081112

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20081112

Year of fee payment: 4

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 5

Free format text: PAYMENT UNTIL: 20091112

LAPS Cancellation because of no payment of annual fees