GB2007887A - Central processor unit for executing instruction of variable length - Google Patents
Central processor unit for executing instruction of variable lengthInfo
- Publication number
- GB2007887A GB2007887A GB7841837A GB7841837A GB2007887A GB 2007887 A GB2007887 A GB 2007887A GB 7841837 A GB7841837 A GB 7841837A GB 7841837 A GB7841837 A GB 7841837A GB 2007887 A GB2007887 A GB 2007887A
- Authority
- GB
- United Kingdom
- Prior art keywords
- operand
- address
- central processor
- instruction
- specifier
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000004044 response Effects 0.000 abstract 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes
- G06F9/355—Indexed addressing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
- G06F9/3016—Decoding the operand specifier, e.g. specifier format
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
- G06F9/3016—Decoding the operand specifier, e.g. specifier format
- G06F9/30167—Decoding the operand specifier, e.g. specifier format of immediate specifier, e.g. constants
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3802—Instruction prefetching
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3818—Decoding for concurrent execution
- G06F9/3822—Parallel decoding, e.g. parallel decode units
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Executing Machine-Instructions (AREA)
- Advance Control (AREA)
Abstract
A digital data processing system includes a central processor responding to variable length instructions. Each instruction includes an operation code 50 and one or more operand specifiers 51- 53. Each operand specifier can comprise one or more data bytes. Each instruction passes to an instruction buffer. Control circuitry in the central processor decodes the operation code 50 and, in succession, each operand specifier byte. Each operand specifier includes a register mode field 54 which indicates if the operand specifier includes the operand or the address of a register from which the operand is to be retrieved or to which an operand is to be transferred. The contents of the addressed register may instead be the memory address of the operand, which may be incremented or decremented before being applied to the memory, or may be the memory address at which the memory address of the operand is stored or may be an index address to be added to the address supplied by a send operand specifier byte to form the operand address. Central processor response to an instruction for adding two addends located in first and second storage locations and storing the sum in a third location and instructions for calling a subroutine and returning from the subroutine to the calling routine are disclosed. <IMAGE>
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US84505577A | 1977-10-25 | 1977-10-25 |
Publications (2)
Publication Number | Publication Date |
---|---|
GB2007887A true GB2007887A (en) | 1979-05-23 |
GB2007887B GB2007887B (en) | 1982-07-28 |
Family
ID=25294286
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB7841837A Expired GB2007887B (en) | 1977-10-25 | 1978-10-25 | Central processor unit for executting instructions of variable lenght |
Country Status (9)
Country | Link |
---|---|
JP (1) | JPS5931733B2 (en) |
AU (1) | AU518656B2 (en) |
BR (1) | BR7807060A (en) |
CA (1) | CA1114515A (en) |
DE (1) | DE2846520A1 (en) |
ES (1) | ES474427A1 (en) |
FR (1) | FR2407519B1 (en) |
GB (1) | GB2007887B (en) |
IN (1) | IN150275B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0802481A1 (en) * | 1996-04-15 | 1997-10-22 | Motorola, Inc. | A data processing system having a self-aligning stack pointer and method therefor |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4415969A (en) * | 1980-02-07 | 1983-11-15 | Intel Corporation | Macroinstruction translator unit for use in a microprocessor |
US4491908A (en) * | 1981-12-01 | 1985-01-01 | Honeywell Information Systems Inc. | Microprogrammed control of extended integer and commercial instruction processor instructions through use of a data type field in a central processor unit |
US4586130A (en) * | 1983-10-03 | 1986-04-29 | Digital Equipment Corporation | Central processing unit for a digital computer |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3573851A (en) * | 1968-07-11 | 1971-04-06 | Texas Instruments Inc | Memory buffer for vector streaming |
US3577189A (en) * | 1969-01-15 | 1971-05-04 | Ibm | Apparatus and method in a digital computer for allowing improved program branching with branch anticipation reduction of the number of branches, and reduction of branch delays |
US3614740A (en) * | 1970-03-23 | 1971-10-19 | Digital Equipment Corp | Data processing system with circuits for transferring between operating routines, interruption routines and subroutines |
US3614741A (en) * | 1970-03-23 | 1971-10-19 | Digital Equipment Corp | Data processing system with instruction addresses identifying one of a plurality of registers including the program counter |
US3710324A (en) * | 1970-04-01 | 1973-01-09 | Digital Equipment Corp | Data processing system |
US3999163A (en) * | 1974-01-10 | 1976-12-21 | Digital Equipment Corporation | Secondary storage facility for data processing systems |
DE2419837B2 (en) * | 1974-04-24 | 1976-12-02 | Nixdorf Computer Ag, 4790 Paderborn | CIRCUIT ARRANGEMENT FOR ADDRESSING A MICROPROGRAM IN DATA PROCESSING DEVICES AND METHODS FOR EXECUTING JUMP COMMANDS |
JPS5145946A (en) * | 1974-10-17 | 1976-04-19 | Fujitsu Ltd | DEETASHORISHI SUTEMU |
JPS5282149A (en) * | 1975-12-29 | 1977-07-09 | Fujitsu Ltd | Instruction address control system |
-
1978
- 1978-10-23 ES ES474427A patent/ES474427A1/en not_active Expired
- 1978-10-23 IN IN775/DEL/78A patent/IN150275B/en unknown
- 1978-10-24 BR BR7807060A patent/BR7807060A/en unknown
- 1978-10-25 CA CA314,183A patent/CA1114515A/en not_active Expired
- 1978-10-25 JP JP53132099A patent/JPS5931733B2/en not_active Expired
- 1978-10-25 FR FR7830344A patent/FR2407519B1/en not_active Expired
- 1978-10-25 GB GB7841837A patent/GB2007887B/en not_active Expired
- 1978-10-25 AU AU41045/78A patent/AU518656B2/en not_active Expired
- 1978-10-25 DE DE19782846520 patent/DE2846520A1/en active Granted
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0802481A1 (en) * | 1996-04-15 | 1997-10-22 | Motorola, Inc. | A data processing system having a self-aligning stack pointer and method therefor |
US5761491A (en) * | 1996-04-15 | 1998-06-02 | Motorola Inc. | Data processing system and method for storing and restoring a stack pointer |
Also Published As
Publication number | Publication date |
---|---|
JPS5484943A (en) | 1979-07-06 |
DE2846520C2 (en) | 1991-10-24 |
JPS5931733B2 (en) | 1984-08-03 |
IN150275B (en) | 1982-08-28 |
BR7807060A (en) | 1979-07-17 |
AU518656B2 (en) | 1981-10-15 |
AU4104578A (en) | 1980-05-01 |
GB2007887B (en) | 1982-07-28 |
ES474427A1 (en) | 1979-04-16 |
FR2407519A1 (en) | 1979-05-25 |
DE2846520A1 (en) | 1979-04-26 |
CA1114515A (en) | 1981-12-15 |
FR2407519B1 (en) | 1987-08-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5621240A (en) | Information processor | |
KR920001324A (en) | How byte compare works in high performance processors and their processors | |
GB1353925A (en) | Data processing system | |
GB1528332A (en) | Central processing unit employing microprogrammable control in a data processing system | |
GB2011682A (en) | Instruction buffer in computer | |
ES8602285A1 (en) | Buffer storage system. | |
GB1321851A (en) | Multi-mode process control computer with bit processing | |
GB2019062A (en) | Processing system | |
GB2007887A (en) | Central processor unit for executing instruction of variable length | |
KR960011683A (en) | Microprocessors that execute instructions with operand fields, including parts used as part of opcode | |
US4499535A (en) | Digital computer system having descriptors for variable length addressing for a plurality of instruction dialects | |
GB2016753A (en) | Data Processing System | |
JPH027097B2 (en) | ||
JPS6446134A (en) | Data processor | |
JPS5790762A (en) | Instruction control system | |
US4480306A (en) | Digital data processing system using unique ALU register files and micro-instruction stacks | |
JPS57756A (en) | Data processor | |
KR880003241A (en) | Data processing systems | |
JPS5573060A (en) | Copying machine | |
EP0292791A3 (en) | Microprogrammed systems software instruction undo | |
JPS5783846A (en) | Operation system for variable length data | |
GB2007891A (en) | Calling instructions in a data processing system | |
JPS57203279A (en) | Information processing device | |
US4517642A (en) | Digital computer system having unique means of referring to operands and ability to execute a plurality of internal languages | |
JPS6478361A (en) | Data processing system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PE20 | Patent expired after termination of 20 years |
Effective date: 19981024 |
|
732E | Amendments to the register in respect of changes of name or changes affecting rights (sect. 32/1977) |