GB1105959A - Correction of distortion in transversal equalisers - Google Patents
Correction of distortion in transversal equalisersInfo
- Publication number
- GB1105959A GB1105959A GB2453766A GB2453766A GB1105959A GB 1105959 A GB1105959 A GB 1105959A GB 2453766 A GB2453766 A GB 2453766A GB 2453766 A GB2453766 A GB 2453766A GB 1105959 A GB1105959 A GB 1105959A
- Authority
- GB
- United Kingdom
- Prior art keywords
- multipliers
- stream
- equalizer
- digit
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
- H04L25/03006—Arrangements for removing intersymbol interference
- H04L25/03012—Arrangements for removing intersymbol interference operating in the time domain
- H04L25/03114—Arrangements for removing intersymbol interference operating in the time domain non-adaptive, i.e. not adjustable, manually adjustable, or adjustable only during the reception of special signals
- H04L25/03127—Arrangements for removing intersymbol interference operating in the time domain non-adaptive, i.e. not adjustable, manually adjustable, or adjustable only during the reception of special signals using only passive components
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
Abstract
1,105,959. Transversal equalizers. WESTERN ELECTRIC CO. Inc. 2 June, 1966 [2 June, 1965], No. 24537/66. Heading H4R. The settings of the multipliers in a transversal equalizer are established during normal message transmission using the apparatus of the Figure in which the output from the equalizer, comprising delay line 12, multipliers 15A to 15E and summer 16, is sampled at intervals equal to the reciprocal of the data transmission rate in the sampling gate 17. The resulting samples are fed to one input of a subtractor 32 and to a binary slicer 18 which recovers the binary message stream which is applied to the data utilization device 19 and to the other input of the subtractor 32. The subtractor, being fed with signal samples and with regenerated received binary signals derived from those samples, produces, at its output, an error signal stream which corresponds only to the distortion products, as modified by the existing setting of the equalizer. The error signal is passed through a delay 30, equal to half the total delay of line 12, to one input of each of the multipliers 23A to 23E, to the other input of which is fed the regenerated received binary stream from slicer 18 after feeding through one or more stages of shift register 24A to 24E which has a stepping rate equal to the repetition rate of the received binary stream. The output of the multipliers at any sampling instant is equal to the sum of two terms, one the product of a regenerated digit and the effect of that digit at the particular line tap corresponding to that multiplier, and the other the product of that digit and the effect of other digits through that and other taps. The first of these terms will always be of a sign dependent only on the error of adjustment of the equalizer multiplier on that tap, while the second term will have a sign dependent on the actual digit stream received and will vary randomly. The output of the multipliers is passed through respective low-pass filters 22A to 22E which remove the second term referred to above leaving only a signal which represents the multiplier adjustment required. This signal is gated, via gate 21, at intervals to slicers 20A to 20E to adjust the multipliers, or attenuators, 15A to 15E, in a manner to reduce the distortion products as described in Specification 1,105,958. It is suggested that multilevel data sequence systems may be equalized in a similar way by making slicer 18 multilevel and duplicating shift register 34, multipliers 23, filters 22, gates 21, and slicers 20 for each slicing level.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US460794A US3368168A (en) | 1965-06-02 | 1965-06-02 | Adaptive equalizer for digital transmission systems having means to correlate present error component with past, present and future received data bits |
Publications (1)
Publication Number | Publication Date |
---|---|
GB1105959A true GB1105959A (en) | 1968-03-13 |
Family
ID=23830105
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB2453766A Expired GB1105959A (en) | 1965-06-02 | 1966-06-02 | Correction of distortion in transversal equalisers |
Country Status (5)
Country | Link |
---|---|
BE (1) | BE681410A (en) |
DE (1) | DE1294431B (en) |
GB (1) | GB1105959A (en) |
NL (1) | NL146676B (en) |
SE (1) | SE316805B (en) |
-
1966
- 1966-03-23 NL NL6603801A patent/NL146676B/en not_active IP Right Cessation
- 1966-05-23 BE BE681410D patent/BE681410A/xx not_active IP Right Cessation
- 1966-05-28 DE DE1966W0041693 patent/DE1294431B/en active Pending
- 1966-06-01 SE SE747666A patent/SE316805B/xx unknown
- 1966-06-02 GB GB2453766A patent/GB1105959A/en not_active Expired
Also Published As
Publication number | Publication date |
---|---|
SE316805B (en) | 1969-11-03 |
NL6603801A (en) | 1966-12-05 |
NL146676B (en) | 1975-07-15 |
DE1294431B (en) | 1969-05-08 |
BE681410A (en) | 1966-10-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB1105958A (en) | Correction of distortion in transversal equilizers | |
GB1380651A (en) | Transversal equalizers | |
US3633105A (en) | Digital adaptive equalizer system | |
US3864632A (en) | Fast Equalization System | |
US3375473A (en) | Automatic equalizer for analog channels having means for comparing two test pulses, one pulse traversing the transmission channel and equalizer | |
US3508153A (en) | Automatic equalizer for partial-response data transmission systems | |
US3597541A (en) | Decision-directed adapted equalizer circuit | |
GB2038595A (en) | Synchronization of a data communication receiver with a received signal | |
GB1228714A (en) | ||
US3648171A (en) | Adaptive equalizer for digital data systems | |
US3715665A (en) | Joint initial setting of attenuator coefficients and sampling time in automatic equalizers for synchronous data transmission systems | |
GB1249364A (en) | Data transmission | |
NO303810B1 (en) | Data Receiver System | |
US3593142A (en) | Digital transmission system employing band limited analog medium with adaptive equalizer at transmitter | |
US3665394A (en) | Data error detector for determining the error rate prior to equalization | |
GB1355069A (en) | Automatic equaliser systems for phase-modulated data signals | |
US2908874A (en) | Automatic phase equalizer | |
GB1345066A (en) | ||
US3403340A (en) | Automatic mean-square equalizer | |
EP0350999B1 (en) | Device to equalize and demodulate binary continuous phase modulated data signals with modulation index 0.5 | |
US3400332A (en) | Automatic equalizer for quadrature data channels | |
GB1105959A (en) | Correction of distortion in transversal equalisers | |
US3611201A (en) | Carrier transversal equalizer | |
GB1402341A (en) | Self-adaptive equaliser | |
US3537038A (en) | Transversal-filter equalization circuits |