CN210181591U - Power-on time sequence detection device - Google Patents

Power-on time sequence detection device Download PDF

Info

Publication number
CN210181591U
CN210181591U CN201921437622.5U CN201921437622U CN210181591U CN 210181591 U CN210181591 U CN 210181591U CN 201921437622 U CN201921437622 U CN 201921437622U CN 210181591 U CN210181591 U CN 210181591U
Authority
CN
China
Prior art keywords
controller
signal
connector
power
communication module
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201921437622.5U
Other languages
Chinese (zh)
Inventor
Jianjian Li
李健健
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xian Yep Telecommunication Technology Co Ltd
Original Assignee
Xian Yep Telecommunication Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xian Yep Telecommunication Technology Co Ltd filed Critical Xian Yep Telecommunication Technology Co Ltd
Priority to CN201921437622.5U priority Critical patent/CN210181591U/en
Application granted granted Critical
Publication of CN210181591U publication Critical patent/CN210181591U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Testing And Monitoring For Control Systems (AREA)

Abstract

The embodiment of the utility model provides a go up electric time sequence detection device, including connector and controller; the connector is connected with the controller; the connector comprises a plurality of paths of signal monitoring pins, each path of signal monitoring pin is connected with one preset monitoring point on the main board of the equipment to be diagnosed, the number of the preset monitoring points on the main board of the equipment to be diagnosed is multiple, the signal monitoring pins correspond to the preset monitoring points one by one, and each path of signal monitoring pin transmits the electric signals of the connected preset monitoring points to the controller; the controller is to each way the signal of telecommunication that signal monitoring stitch inserts carries out signal detection, the embodiment of the utility model provides a will treat diagnostic equipment mainboard on the signal of telecommunication input controller of comparative dispersion through the connector, then the controller detects the signal of telecommunication to realize fixing a position the trouble when breaking down to the electric chronogenesis in-process on the mainboard convenient fast.

Description

Power-on time sequence detection device
Technical Field
The embodiment of the utility model provides an embodiment relates to computer technology field, especially relates to an electricity chronogenesis detection device.
Background
The server mainboard has strict requirements on a power-on time sequence, when the power-on time sequence cannot normally run, the server cannot normally start, and further the function of the whole server is influenced, so the power-on time sequence is a necessary test item for testing the server mainboard, but because signal test points on the server mainboard are numerous and scattered, even some wires are completely arranged on the inner layer of a Printed Circuit Board (Printed Circuit Board, abbreviated as PCB), test points are not arranged on the surface layer, the test points can be found only by scraping PCB through holes with a graver, the test efficiency is low, the mainboard is easy to damage, particularly, the situation that the server cannot start after leaving a factory occurs, and a user is difficult to locate a fault.
In the prior art, a motherboard diagnostic card is usually used to perform fault detection On a server, but the motherboard diagnostic card determines a fault position by using a detection result of Power-On-Self-Test (POST for short), and the Power-On Self-Test is a Self-checking program which is performed only after the server is started, so that the motherboard diagnostic card emphasizes fault detection after the server is started, and cannot detect the condition that the server cannot be started.
Therefore, the current detection method cannot quickly locate the fault of the server when the server cannot be normally started.
Disclosure of Invention
An embodiment of the utility model provides a go up electric time sequence detection device to solve unable quick convenient trouble that can not normally open the server among the prior art and fix a position.
In a first aspect, an embodiment of the present invention provides an electricity time sequence detection device, include: a connector and a controller; the connector is connected with the controller;
the connector comprises a plurality of paths of signal monitoring pins, each path of signal monitoring pin is connected with one preset monitoring point on the main board of the equipment to be diagnosed, the number of the preset monitoring points on the main board of the equipment to be diagnosed is multiple, the signal monitoring pins correspond to the preset monitoring points one by one, and each path of signal monitoring pin transmits the electric signals of the connected preset monitoring points to the controller;
and the controller carries out signal detection on the electric signals accessed by the signal monitoring pins.
In a possible implementation manner, the controller includes a timing detection module, at least one path of signal monitoring pin of the connector is connected to the timing detection module, and the timing detection module performs timing detection on an electrical signal accessed by the at least one path of signal monitoring pin.
In a possible implementation manner, the controller further includes a voltage detection module, at least one path of signal monitoring pin of the connector is connected to the voltage detection module, and the voltage detection module performs voltage detection on an electrical signal accessed by the at least one path of signal monitoring pin.
In a possible implementation manner, the controller further includes a clock detection module, at least one path of signal monitoring pin of the connector is connected to the clock detection module, and the clock detection module performs clock detection on an electrical signal accessed by the at least one path of signal monitoring pin.
In one possible embodiment, the device further comprises a display, the display being connected to the controller;
the controller is further used for determining fault information according to the signal detection result and transmitting the fault information to the display;
and the display is used for displaying the fault information.
In a possible implementation manner, the device further comprises a communication module, wherein the communication module is connected with the controller;
the controller is also used for transmitting the fault information to the communication module;
and the communication module is used for sending the fault information to first external equipment.
In a possible implementation manner, the communication module is further configured to receive firmware sent by a second external device, and send the firmware to the controller;
the controller is also used for upgrading the firmware according to the firmware.
In one possible embodiment, the communication module comprises a serial port connector.
In one possible embodiment, the communication module comprises a wireless communication module, and the first external device comprises a server;
and the wireless communication module is used for uploading the fault information to the server.
In one possible embodiment, the first external device comprises a printing device;
and the communication module is used for sending the fault information to the printing equipment so that the printing equipment can print the fault information.
The embodiment of the utility model provides a go up electric time sequence detection device, including connector and controller; the connector comprises a plurality of paths of signal monitoring pins, each path of signal monitoring pin is connected with one preset monitoring point on the main board of the equipment to be diagnosed, the number of the preset monitoring points on the main board of the equipment to be diagnosed is multiple, the signal monitoring pins correspond to the preset monitoring points one by one, and each path of signal monitoring pin transmits the electric signals of the connected preset monitoring points to the controller; and the controller carries out signal detection on the electric signals accessed by the signal monitoring pins. The embodiment of the utility model provides a will treat the relatively dispersed signal of telecommunication input controller on the diagnostic equipment mainboard through the connector, then the controller detects the signal of telecommunication to realize quick convenient location to the trouble when going up electric chronogenesis in-process to the mainboard.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings needed to be used in the description of the embodiments or the prior art will be briefly described below, it is obvious that the drawings in the following description are only some embodiments of the present invention, and for those skilled in the art, other drawings can be obtained according to these drawings without inventive exercise.
Fig. 1 is a schematic structural diagram of a power-on timing sequence detection apparatus according to an embodiment of the present invention;
fig. 2 is a schematic structural diagram of a power-on timing sequence detection apparatus according to another embodiment of the present invention;
fig. 3 is a schematic structural diagram of a power-on timing sequence detection apparatus according to still another embodiment of the present invention;
fig. 4 is a schematic structural diagram of a power-on timing sequence detection apparatus according to another embodiment of the present invention;
description of reference numerals:
100: a connector;
200: a controller;
201: a timing detection module;
202: a voltage detection module;
203: a clock detection module;
300: a display;
400: a communication module;
500: a first external device;
600: a second external device.
Detailed Description
Reference will now be made in detail to the exemplary embodiments, examples of which are illustrated in the accompanying drawings. When the following description refers to the accompanying drawings, like numbers in different drawings represent the same or similar elements unless otherwise indicated. The embodiments described in the following exemplary embodiments do not represent all embodiments consistent with the present disclosure. Rather, they are merely examples of apparatus and methods consistent with certain aspects of the present disclosure, as detailed in the appended claims.
Embodiments of the present disclosure may be described below with reference to the drawings. Accordingly, those of ordinary skill in the art will recognize that various changes, equivalents, and/or substitutions may be made to the embodiments described herein without departing from the scope and spirit of the present disclosure. In the description of the drawings, like components may be denoted by like reference numerals.
In the present disclosure, the expressions "having", "may have", "include" and "contain", or "may include" and "may contain" may be used herein to indicate the presence of corresponding features (e.g., elements such as values, functions, operations, or components), but do not exclude the presence of additional features.
In the present invention, the expression "a or B", "at least one of a and/or B", or "one or more of a and/or B", etc. as used herein may include all combinations of one or more of the associated listed items. For example, the terms "a or B", "at least one of a and B", "at least one of a or B" may refer to all of the following: (1) comprises at least one A, (2) comprises at least one B, (3) comprises at least one A and at least one B.
The terminology used in the present application is for the purpose of describing embodiments of the present disclosure, and is not intended to limit the scope of the present disclosure. Unless otherwise indicated, terms in the singular may include the plural. Unless otherwise defined herein, all terms (including technical or scientific terms) used herein may have the same meaning as commonly understood by one of ordinary skill in the art. It will be further understood that terms, such as those defined in dictionaries, should be interpreted as having a meaning that is consistent with their meaning in the context of their usage and will not be interpreted in an idealized or overly formal sense unless expressly so defined herein. In some cases, even if a term is a term defined in the present disclosure, the term should not be construed as excluding the embodiments of the present disclosure.
The nouns to which the present invention relates are explained first:
power-on sequence: the power supply on the mainboard is strictly controlled by the starting sequence from the voltage input of the voltage adapter at the beginning to the generation of the power supply of a Central Processing Unit (CPU for short), and the sequence is the power-on time sequence.
The normal operation of the power-on sequence is very important for the mainboard, and in the starting process, a problem occurs in any link of the power-on sequence, so that the server cannot be normally started.
Therefore, before the server motherboard leaves the factory, the power-on timing sequence is tested, but because the motherboard is large, signals to be tested are many and are relatively dispersed, and some routing wires are completely arranged on the inner layer of a Printed Circuit Board (PCB for short), the surface layer has no test point, the test point can be found by scraping off a PCB through hole with a graver, the test efficiency is low, and the motherboard is easily damaged. Especially, after the mainboard leaves the factory, the situation that the mainboard cannot be started occurs, and the user is difficult to find out the fault point.
POST: namely, the power-on self-check refers to a routine program of self-check performed by the server after the motherboard is powered on, and is a main part of the Basic Input Output System (BIOS) function.
In the prior art, a motherboard diagnostic card uses a POST self-test result to locate a position where a fault occurs, that is, a CPU after power supply sends a fault state to the motherboard diagnostic card, that is, the motherboard diagnostic card diagnoses the fault after power-on, and cannot diagnose the fault that a server cannot be powered on due to abnormal power-on time sequence.
The utility model provides a go up electric chronogenesis detection device aims at solving above technical problem.
The technical solution of the present invention will be described in detail with specific examples. The following several specific embodiments may be combined with each other, and details of the same or similar concepts or processes may not be repeated in some embodiments.
Fig. 1 is a schematic structural diagram of a power-on timing sequence detection apparatus according to an embodiment of the present invention. Referring to fig. 1, the power-on timing detecting apparatus provided in this embodiment includes a connector 100 and a controller 200, where the connector 100 is connected to the controller 200.
The connector 100 comprises a plurality of paths of signal monitoring pins, each path of signal monitoring pin is connected with one preset monitoring point on the main board of the equipment to be diagnosed, the number of the preset monitoring points on the main board of the equipment to be diagnosed is multiple, the signal monitoring pins correspond to the preset monitoring points one by one, and each path of signal monitoring pin transmits the electric signals of the connected preset monitoring points to the controller;
the controller 200 performs signal detection on the electrical signals accessed by the signal monitoring pins.
In this embodiment, a plurality of monitoring points are preset on the main board of the device to be diagnosed, and each monitoring point is connected to the signal monitoring pins of the connector 100 in a one-to-one correspondence manner, so that the electrical signals of the monitoring points are transmitted to the controller 200 through the connector 100, and then the controller 200 performs signal detection on the electrical signals.
One possible implementation of the controller 200 performing signal detection on the electrical signal is as follows:
and comparing the electric signal with preset reference data, and determining fault information on the main board of the equipment to be diagnosed according to a comparison result, wherein the preset reference data comprises signal data of each preset monitoring point in the power-on process.
The embodiment of the utility model provides a go up electric time sequence detection device, including connector and controller; the connector comprises a plurality of paths of signal monitoring pins, each path of signal monitoring pin is connected with one preset monitoring point on the main board of the equipment to be diagnosed, the number of the preset monitoring points on the main board of the equipment to be diagnosed is multiple, the signal monitoring pins correspond to the preset monitoring points one by one, and each path of signal monitoring pin transmits the electric signals of the connected preset monitoring points to the controller; and the controller carries out signal detection on the electric signals accessed by the signal monitoring pins. The embodiment of the utility model provides a will treat the relatively dispersed signal of telecommunication input controller on the diagnostic equipment mainboard through the connector, then the controller detects the signal of telecommunication to determine which part of the electric chronogenesis in-process of waiting to diagnose the equipment mainboard and broken down, realized quick convenient location to the trouble when breaking down to electric chronogenesis in-process on the mainboard.
Fig. 2 is a schematic structural diagram of a power-on timing sequence detection apparatus according to another embodiment of the present invention. On the basis of the embodiment shown in fig. 1, referring to fig. 2, the controller 200 includes a timing detection module 201, at least one path of signal monitoring pin of the connector 100 is connected to the timing detection module 201, and the timing detection module 201 performs timing detection on an electrical signal accessed by the at least one path of signal monitoring pin.
Optionally, the controller 200 further includes a voltage detection module 202, at least one path of signal monitoring pin of the connector 200 is connected to the voltage detection module 202, and the voltage detection module 202 performs voltage detection on the electrical signal accessed by the at least one path of signal monitoring pin.
Optionally, the controller 200 further includes a clock detection module 203, at least one path of signal monitoring pin of the connector 200 is connected to the clock detection module 203, and the clock detection module 203 performs clock detection on the electrical signal accessed by the at least one path of signal monitoring pin.
In this embodiment, each monitoring point of the device motherboard to be diagnosed generates a corresponding electrical signal in the power-on timing process, the types of the electrical signals may include a timing signal, a voltage signal, and a clock signal, and correspondingly, the controller 200 includes a timing detection module 201, a voltage detection module 202, and a clock detection module 203, wherein the timing signal is accessed into the timing detection module 201 through a signal monitoring pin of the connector 200, and the timing detection module 201 detects the timing signal; the voltage signal is connected to the voltage detection module 202 through a signal monitoring pin of the connector 200, and the voltage detection module 202 detects the voltage signal; the clock signal is connected to the clock detection module 203 through the signal monitoring pin of the connector 200, and the clock detection module 203 detects the clock signal.
One feasible detection method of the timing signal, the voltage signal and the clock signal by the timing detection module 201, the voltage detection module 202 and the clock detection module 203 is as follows:
through the preset reference data, the preset reference data includes a preset time sequence signal, a preset voltage signal and a preset clock signal, the time sequence detection module 201 is configured to compare the time sequence signal with the preset time sequence signal, the voltage detection module 202 is configured to compare the voltage signal with the preset voltage signal, and the clock detection module 203 is configured to compare the clock signal with the preset clock signal.
Specifically, the preset timing signal is a signal with a high-low level change, the preset voltage signal is a voltage range, the preset clock signal is a clock frequency, and the timing detection module 201 determines whether the received timing signal is the same as the preset timing signal in terms of the high-low level change, if so, the timing signal is normal, otherwise, the timing signal is abnormal. Similarly, the voltage detection module 202 determines whether the received voltage signal falls within a preset voltage range, if so, the voltage signal is normal, otherwise, the voltage signal is abnormal; the clock detection module 203 determines whether the frequency of the received clock signal is the same as a predefined clock frequency, if so, the clock signal is normal, otherwise, the clock signal is abnormal.
The embodiment of the utility model provides a power-on time sequence detection device, the controller includes time sequence detection module, at least one way signal monitoring stitch of the connector with time sequence detection module is connected, time sequence detection module carries out time sequence detection to the electric signal that at least one way signal monitoring stitch inserts; the controller also comprises a voltage detection module, at least one path of signal monitoring pin of the connector is connected with the voltage detection module, and the voltage detection module is used for carrying out voltage detection on the electric signals accessed by the at least one path of signal monitoring pin; the controller still includes the clock detection module, at least one way signal monitoring stitch of connector with the clock detection module is connected, the clock detection module is right the signal of telecommunication that at least one way signal monitoring stitch inserts carries out the clock detection, has realized treating relatively dispersed time sequence signal, voltage signal and clock signal on the diagnostic equipment mainboard and has detected, has realized that quick, convenient fixes a position the trouble that appears in the time sequence process on the mainboard.
Fig. 3 is a schematic structural diagram of a power-on timing sequence detection apparatus according to still another embodiment of the present invention. On the basis of the embodiment shown in fig. 1 or fig. 2, referring to fig. 3, the apparatus further includes a display 300, and the display 300 is connected to the controller 200;
the controller 200 is further configured to determine fault information according to a signal monitoring result, and transmit the fault information to the display 300;
the display 300 is configured to display the fault information.
The embodiment of the utility model provides an in, display 300 can select charactron, LED display screen etc. only can show mainboard fault information can, the utility model discloses do not restrict to this.
One possible implementation of the controller 200 determining the fault information according to the signal monitoring result is as follows:
the preset reference data further comprises a corresponding relation between a preset monitoring point and a fault type, and the fault information comprises the fault type;
correspondingly, the controller 200 is specifically configured to:
when the signal of a certain monitoring point is inconsistent with the corresponding signal data in the preset reference data, determining that the preset monitoring point corresponding to the monitoring point signal is abnormal;
and determining fault information on the mainboard of the equipment to be diagnosed according to the fault type corresponding to the abnormal preset monitoring point.
The embodiment of the utility model provides a go up electric time sequence detection device, including connector and controller; the connector comprises a plurality of paths of signal monitoring pins, each path of signal monitoring pin is connected with one preset monitoring point on the main board of the equipment to be diagnosed, the number of the preset monitoring points on the main board of the equipment to be diagnosed is multiple, the signal monitoring pins correspond to the preset monitoring points one by one, and each path of signal monitoring pin transmits the electric signals of the connected preset monitoring points to the controller; the controller monitors signals of electric signals accessed by the signal monitoring pins, the embodiment of the utility model inputs the electric signals which are relatively dispersed on the mainboard of the equipment to be diagnosed into the controller through the connector, and the controller monitors the electric signals, thereby determining which part of the mainboard of the equipment to be diagnosed has a fault in the power-on time sequence process, and realizing the rapid and convenient positioning of the fault when the fault occurs in the power-on time sequence process of the mainboard; further, the device also comprises a display, and the display is connected with the controller; the controller is further used for determining fault information according to the signal detection result and transmitting the fault information to the display, so that a user can quickly know the reason causing the main board fault.
Fig. 4 is a schematic structural diagram of a power-on timing sequence detection apparatus according to still another embodiment of the present invention. On the basis of the embodiment shown in any one of fig. 1-3, referring to fig. 4, the apparatus further includes a communication module 400, wherein the communication module 400 is connected to the controller 200;
the controller 200 is further configured to transmit the fault information to the communication module 400;
the communication module 400 is configured to send the fault information to the first external device 500.
Optionally, the communication module 400 includes a serial port connector.
Optionally, the first external device 500 includes a printing device;
the communication module 400 is configured to send the failure information to the printing device, so that the printing device prints the failure information.
The embodiment of the utility model provides an in, communication module 400 can be serial port connector, and first external device 500 can be printing apparatus, when the electric in-process breaks down on the mainboard, fault information except can showing through display 300 promptly, can also print fault information through printing apparatus, and the information of printing can be more detailed.
Optionally, the communication module 400 includes a wireless communication module, and the first external device 500 includes a server; and the wireless communication module is used for uploading the fault information to the server.
In the embodiment of the present invention, the communication module 400 may also be a wireless communication module, and the first external device 500 is a server, and displays the fault information through the server; or the communication module 400 is a wireless communication module, and the first external device 500 is a printing device; or the communication module 400 is a serial port connector, and the first external device is the server 500; namely, as long as the fault information can be displayed, the convenience of users can know the fault information, and the utility model discloses do not limit this.
The embodiment of the utility model provides a go up electric time sequence detection device, including connector and controller; the connector comprises a plurality of paths of signal monitoring pins, each path of signal monitoring pin is connected with one preset monitoring point on the main board of the equipment to be diagnosed, the number of the preset monitoring points on the main board of the equipment to be diagnosed is multiple, the signal monitoring pins correspond to the preset monitoring points one by one, and each path of signal monitoring pin transmits the electric signals of the connected preset monitoring points to the controller; the controller detects the electric signals accessed by the signal monitoring pins; the embodiment of the utility model provides an input the electric signal that relatively disperses on the equipment mainboard that treats diagnosis through the connector controller, the controller detects the electric signal to determine which part has broke down in the electricity chronogenesis process of the equipment mainboard that treats diagnosis, realized quick convenient to the mainboard electricity when the chronogenesis process breaks down to the location of trouble; furthermore, the device also comprises a communication module, wherein the communication module is connected with the controller; the controller is also used for transmitting the fault information to the communication module; the communication module is used for sending the fault information to the first external equipment, so that the fault information can be displayed in more detail through the external equipment, and a user can position the fault more accurately.
Continuing to refer to fig. 4, the communication module 400 is further configured to receive firmware sent by the second external device 600, and send the firmware to the controller 200;
the controller 200 is further configured to perform firmware upgrade according to the firmware.
In this embodiment, the firmware may be various upgrading programs, so that the controller 200 may be upgraded, so that the apparatus may be adapted to different processing platforms.
The embodiment of the utility model provides a go up electric time sequence detection device, including connector and controller; the connector comprises a plurality of paths of signal monitoring pins, each path of signal monitoring pin is connected with one preset monitoring point on the main board of the equipment to be diagnosed, the number of the preset monitoring points on the main board of the equipment to be diagnosed is multiple, the signal monitoring pins correspond to the preset monitoring points one by one, and each path of signal monitoring pin transmits the electric signals of the connected preset monitoring points to the controller; the controller detects the electric signals accessed by the signal monitoring pins; the embodiment of the utility model provides an input the electric signal that relatively disperses on the equipment mainboard that treats diagnosis through the connector controller, the controller detects the electric signal to determine which part has broke down in the electricity chronogenesis process of the equipment mainboard that treats diagnosis, realized quick convenient to the mainboard electricity when the chronogenesis process breaks down to the location of trouble; furthermore, the device also comprises a communication module, and the communication module receives firmware sent by second external equipment to upgrade the controller, so that the device can adapt to different platforms.
Finally, it should be noted that: the above embodiments are only used to illustrate the technical solution of the present invention, and not to limit the same; although the present invention has been described in detail with reference to the foregoing embodiments, it should be understood by those skilled in the art that: the technical solutions described in the foregoing embodiments may still be modified, or some or all of the technical features may be equivalently replaced; such modifications and substitutions do not depart from the spirit and scope of the present invention.

Claims (10)

1. A power-on timing detecting apparatus, comprising: a connector and a controller; the connector is connected with the controller;
the connector comprises a plurality of paths of signal monitoring pins, each path of signal monitoring pin is connected with one preset monitoring point on the main board of the equipment to be diagnosed, the number of the preset monitoring points on the main board of the equipment to be diagnosed is multiple, the signal monitoring pins correspond to the preset monitoring points one by one, and each path of signal monitoring pin transmits the electric signals of the connected preset monitoring points to the controller;
and the controller carries out signal detection on the electric signals accessed by the signal monitoring pins.
2. The power-on timing sequence detection device according to claim 1, wherein the controller includes a timing sequence detection module, at least one signal monitoring pin of the connector is connected to the timing sequence detection module, and the timing sequence detection module performs timing sequence detection on an electrical signal accessed by the at least one signal monitoring pin.
3. The power-on timing sequence detecting device according to claim 1, wherein the controller further includes a voltage detecting module, at least one signal monitoring pin of the connector is connected to the voltage detecting module, and the voltage detecting module performs voltage detection on an electrical signal accessed by the at least one signal monitoring pin.
4. The power-on timing sequence detecting device according to claim 1, wherein the controller further includes a clock detecting module, at least one signal monitoring pin of the connector is connected to the clock detecting module, and the clock detecting module performs clock detection on an electrical signal accessed by the at least one signal monitoring pin.
5. The power-on sequence detection apparatus of claim 1, further comprising a display, the display being coupled to the controller;
the controller is further used for determining fault information according to the signal detection result and transmitting the fault information to the display;
and the display is used for displaying the fault information.
6. The power-on timing sequence detecting device according to claim 5, further comprising a communication module, wherein the communication module is connected to the controller;
the controller is also used for transmitting the fault information to the communication module;
and the communication module is used for sending the fault information to first external equipment.
7. The power-on timing sequence detection device according to claim 6, wherein the communication module is further configured to receive firmware sent by a second external device, and send the firmware to the controller;
the controller is also used for upgrading the firmware according to the firmware.
8. The power-on timing detection apparatus according to claim 6, wherein the communication module includes a serial port connector.
9. The power-on timing detecting apparatus according to claim 6, wherein the communication module includes a wireless communication module, and the first external device includes a server;
and the wireless communication module is used for uploading the fault information to the server.
10. The power-on timing detecting apparatus according to claim 6, wherein the first external device includes a printing device;
and the communication module is used for sending the fault information to the printing equipment so that the printing equipment can print the fault information.
CN201921437622.5U 2019-08-30 2019-08-30 Power-on time sequence detection device Active CN210181591U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201921437622.5U CN210181591U (en) 2019-08-30 2019-08-30 Power-on time sequence detection device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201921437622.5U CN210181591U (en) 2019-08-30 2019-08-30 Power-on time sequence detection device

Publications (1)

Publication Number Publication Date
CN210181591U true CN210181591U (en) 2020-03-24

Family

ID=69842702

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201921437622.5U Active CN210181591U (en) 2019-08-30 2019-08-30 Power-on time sequence detection device

Country Status (1)

Country Link
CN (1) CN210181591U (en)

Similar Documents

Publication Publication Date Title
CN106055438B (en) The method and system of memory bar exception on a kind of quick positioning mainboard
CN107797050B (en) Method for positioning abnormal power-on time sequence state of server mainboard
US9146823B2 (en) Techniques for testing enclosure management controller using backplane initiator
KR102230405B1 (en) Automatic data bus wire integrity verification device
CN102244591B (en) Client server and method for full process monitoring on function text of client server
US8935437B2 (en) Peripheral component health monitoring apparatus
US7356431B2 (en) Method for testing an input/output functional board
CN106407059A (en) Server node testing system and method
CN211505789U (en) PCIE board card testing arrangement
US20200110683A1 (en) Device and method for testing computer system
CN210181591U (en) Power-on time sequence detection device
CN109032867A (en) A kind of method for diagnosing faults, device and equipment
CN104062530B (en) A kind of mobile terminal hardware failure detection device and method
US11953550B2 (en) Server JTAG component adaptive interconnection system and method
TWI675293B (en) A host boot detection method and its system
CN112596983A (en) Monitoring method for connector in server
CN111324495B (en) Host machine starting-up detection method and system thereof
US20150082109A1 (en) Detecting defects in a processor socket
JP5196537B2 (en) Interface / connector connection state judging apparatus and method
CN117520234B (en) Automatic identification circuit of Type-C interface external equipment and related equipment
CN115543679B (en) Liquid leakage detection line detection method, system, device, server and electronic equipment
CN116719712B (en) Processor serial port log output method and device, electronic equipment and storage medium
CN216748731U (en) Detection circuit, interface link tooling plate and detection system
CN116645998A (en) Built-in self-test monitoring device and method for solid state disk
CN114138603A (en) Device state diagnosis method and system and electronic device

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant