CN111459143A - Multi-serial port communication self-closed loop detection system and method - Google Patents
Multi-serial port communication self-closed loop detection system and method Download PDFInfo
- Publication number
- CN111459143A CN111459143A CN202010341526.1A CN202010341526A CN111459143A CN 111459143 A CN111459143 A CN 111459143A CN 202010341526 A CN202010341526 A CN 202010341526A CN 111459143 A CN111459143 A CN 111459143A
- Authority
- CN
- China
- Prior art keywords
- serial port
- test result
- closed loop
- test
- port communication
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000004891 communication Methods 0.000 title claims abstract description 72
- 238000001514 detection method Methods 0.000 title claims abstract description 35
- 238000000034 method Methods 0.000 title claims abstract description 14
- 238000012360 testing method Methods 0.000 claims abstract description 145
- 238000004458 analytical method Methods 0.000 claims abstract description 20
- 238000012544 monitoring process Methods 0.000 claims description 11
- 238000003491 array Methods 0.000 claims description 2
- 230000008054 signal transmission Effects 0.000 description 3
- 238000010586 diagram Methods 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012937 correction Methods 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B23/00—Testing or monitoring of control systems or parts thereof
- G05B23/02—Electric testing or monitoring
- G05B23/0205—Electric testing or monitoring by means of a monitoring system capable of detecting and responding to faults
- G05B23/0259—Electric testing or monitoring by means of a monitoring system capable of detecting and responding to faults characterized by the response to fault detection
- G05B23/0262—Confirmation of fault detection, e.g. extra checks to confirm that a failure has indeed occurred
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B2219/00—Program-control systems
- G05B2219/20—Pc systems
- G05B2219/24—Pc safety
- G05B2219/24065—Real time diagnostics
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Automation & Control Theory (AREA)
- Maintenance And Management Of Digital Transmission (AREA)
Abstract
The invention provides a multi-serial port communication self-closed loop detection system and a method, comprising the following steps: the interface form switching module is provided with a switch array, and the input interface and the output interface of the tested multi-serial port communication module are interconnected according to the use state through the switch array; the test data generation and analysis comparison module is provided with a programmable logic device and is used for carrying out self-closed loop detection on the multi-serial port communication module so as to generate, receive, analyze and compare test data and obtain a test result; and the test result display module is used for displaying the test result. The invention uses the switch array to interconnect the output interface and the input interface of the tested multi-serial port communication module according to the actual use state. By utilizing the programmable characteristic of the FPGA, the self-closed loop detection method is implemented by using a hardware programming language and then operates to perform self-closed loop test, the test result is transmitted to a display interface through a single serial port, and the information is concise and clear, and more than 32 communication results can be displayed simultaneously.
Description
Technical Field
The invention relates to the technical field of satellite-borne electronic computers, in particular to a multi-serial-port communication self-closed loop detection system and method.
Background
Because the serial port has better anti-interference characteristic and longer signal transmission distance, the most common and most frequent interface for communication between the satellite-borne electronic equipment is the serial port. However, due to the limitation of the test equipment of the serial port, the universal test equipment and the test software generally only support 4-way serial ports, so that a large amount of universal equipment and cables are needed during actual test, the connection is complex, the test interfaces are multiple, real-time single-page and clear-at-a-glance test cannot be achieved, and particularly, faults in the test and test process cannot be timely found and processed.
In addition, because a single page of the traditional test equipment only supports the receiving and sending display of 4 paths of serial ports at the same time, when the multi-serial port test is carried out, not only can the states of all the channels be displayed in real time, but also the serial port circuit and the cable are huge in size and complicated in interconnection.
Disclosure of Invention
The invention aims to provide a multi-serial port communication self-closed loop detection system and a multi-serial port communication self-closed loop detection method, which are used for solving the problems that the existing serial port detection is complex in test process and cannot find faults in time.
In order to achieve the above object, the present invention provides a multi-serial port communication self-closed loop detection system, which comprises:
the interface form switching module is provided with a switch array, and the input interface and the output interface of the tested multi-serial port communication module are interconnected according to the use state through the switch array;
the test data generation and analysis comparison module is provided with a programmable logic device, and the programmable logic device is used for performing self-closed loop detection on the multi-serial port communication module so as to generate, receive, analyze and compare test data and obtain a test result;
and the test result display module is used for displaying the test result.
Preferably, the switch array performs 1-to-1, 1-to-many and/or many-to-1 connection on the input interface and the output interface according to an actual interface form of the multi-serial port communication module.
Preferably, the test data generation, analysis and comparison module is connected with the multi-serial port communication module through a parallel interface to perform parallel communication.
Preferably, the programmable logic device is an FPGA.
Preferably, the test result display module performs serial communication with the test data generation and analysis comparison module through 1-channel serial port, and arranges and displays more than 32 channels of serial communication results on the same interface.
The invention also provides a multi-serial communication self-closing ring detection method, which adopts the multi-serial communication self-closing ring detection system to detect the multi-serial communication module and comprises the following steps:
s1: interconnecting the switch arrays of the interface form switching module according to the actual use states of the input interface and the output interface of the tested multi-serial port communication module;
s2: the test data generation and analysis comparison module performs self-closed loop detection on the multi-serial port communication module, and comprises: generating test data, receiving the test data, analyzing and comparing to obtain a test result;
s3: and the test result display module acquires the test result and displays the test result on a display interface.
Preferably, when the test data is generated, the generated test data includes: count bytes, format data, and a checksum.
Preferably, the format data includes: 00. FF, 55 and AA.
Preferably, after the self-closed loop detection is started in step S2, first generating test data, writing the generated test data into a sending register of the multi-serial port communication module, then starting a data sending function of the multi-serial port communication module, and finally monitoring a received data state of the multi-serial port communication module in real time, and when data is updated, taking out the received test data and analyzing the received test data; if the data is not updated, the monitoring is circulated until the preset monitoring time is exceeded.
Preferably, the received test data is compared with the transmitted test data after being analyzed; if the test result is completely consistent with the test result, the test result with correct comparison is output to the test result display module, if the test result is not consistent with the test result, the data receiving has errors, and the wrong channel number and the received test data are used as the test result to be output to the test result display module.
The multi-serial port communication self-closed loop detection system and the method thereof enable the test interface to be self-closed through the switch array, avoid the use of an additional serial port circuit and a cable, simultaneously adopt the parallel interface to connect the test data generation and analysis comparison module and the tested module, and use a single serial port to connect the test result display interface, so that the interface is simple, the test interface can display the used channel information in real time, the test result is clear during testing or testing, and the display of real-time faults is ensured.
The invention not only reduces the complexity of equipment and cables, but also displays the test result on a single page in real time, really realizes clear and real-time error reporting, and provides a solution for full-automatic testing.
Drawings
FIG. 1 is a schematic diagram of the system of the present invention;
FIG. 2 is a schematic diagram of a switch array in accordance with a preferred embodiment of the present invention;
FIG. 3 is a flow chart of a test data generation and analysis comparison method according to a preferred embodiment of the present invention.
Detailed Description
While the embodiments of the present invention will be described and illustrated in detail with reference to the accompanying drawings, it is to be understood that the invention is not limited to the specific embodiments disclosed, but is intended to cover various modifications, equivalents, and alternatives falling within the scope of the invention as defined by the appended claims.
For the convenience of understanding the embodiments of the present invention, the following description will be further explained by taking specific embodiments as examples with reference to the drawings, and the embodiments are not to be construed as limiting the embodiments of the present invention.
As shown in fig. 1, this embodiment provides a multi-serial port communication self-closed loop detection system, which includes:
the interface form switching module 4 is provided with a switch array, and the input interface and the output interface of the tested multi-serial port communication module 3 are interconnected according to the use state through the switch array;
the test data generating and analyzing and comparing module 3 is provided with a programmable logic device, and the programmable logic device is used for generating, receiving, analyzing and comparing test data by carrying out self-closed loop detection on the tested multi-serial port communication module to obtain a test result;
and the test result display module 1 is used for displaying the test result.
Referring to fig. 2, the switch array in this embodiment performs 1-to-1, 1-to-many, and/or many-to-1 connections on the input interface and the output interface according to the actual interface form of the multi-serial port communication module. For example, the actual use state of the input interface and the output interface of the tested multi-serial port communication module is 1 to 1, and the switch array also realizes the 1 to 1 connection relationship in the interface form when connecting the input port and the output port. And so on to other connection modes such as 1 to many and many to 1.
The test data generation and analysis and comparison module 2 is connected with the multi-serial port communication module through a parallel interface to perform parallel communication, namely the test data generated by the test data generation and analysis and comparison module 3 is transmitted to the tested multi-serial port communication module through the parallel data interface, and then the tested data is received through the parallel data interface.
Preferably, the programmable logic device of the embodiment is an FPGA (field programmable Gate array), and the self-closed loop detection method is implemented by using a hardware programming language and then runs on a test data generation and analysis comparison module by using the programmable characteristics of the FPGA, specifically including test data generation, test data reception and analysis, test data comparison, and comparison result output.
In this embodiment, the test result display module 1 performs serial communication with the test data generation and analysis comparison module through a single-channel serial port, that is, the test result obtained in the test data generation and analysis comparison module 2 is transmitted to the test result display module 1 through the single serial port to display the test result. Here, 32 or more serial communication results are arranged and displayed on the same interface. Specifically, the interface is arranged in rows, each row of 16 signals is provided with 16 signal names as a first row, the 2 nd row corresponds to a signal transmission error count, and the path is sequentially expanded, namely, if an error channel and information exist in the 3 rd row corresponding to another 16 signal names as well as the 4 th row corresponding to the signal transmission error count … …, the corresponding error channel and information can be displayed at the lower part of the interface.
The embodiment also provides a multi-serial communication self-closing loop detection method, which adopts the multi-serial communication self-closing loop detection system to detect a multi-serial communication module and comprises the following steps:
s1: the switch array of the interface form switching module 4 is interconnected according to the actual use state of the input interface and the output interface of the tested multi-serial port communication module 3;
s2: the test data generation and analysis comparison module 2 carries out self-closed loop detection on the multi-serial port communication module, and the method comprises the following steps: generating test data, receiving the test data, analyzing and comparing to obtain a test result;
s3: and the test result display module 1 acquires the test result and displays the test result on a display interface.
In step S1 of this embodiment, when the switch array of the interface-type switching module 4 is used to interconnect the output and input interfaces of the tested multi-serial communication module according to the actual use status, the method specifically includes:
a tested multi-serial communication module is arranged and provided with 32 paths of output interfaces and 32 paths of input interfaces, and the serial output and input and output signals share 5 lines, namely TX + (transmitting positive), TX- (transmitting negative), RX + (receiving positive), RX- (receiving negative) and GND (ground).
And setting a switch array, respectively connecting output serial port 1 signals TX + (transmitting positive) and TX- (transmitting negative) to input serial port 1 signals RX + (transmitting positive) and RX- (transmitting negative) ends, and sequentially connecting the other serial ports.
If the tested multi-serial port communication module has interfaces with 1 to 2 outputs or 2 to 1 inputs in actual use, the connection needs to consider that 1 TX is connected to 2 RX through two switches, or 2 TX is connected to 1 RX through the same switch, and the like.
Referring to fig. 3, when the test is started in step S2: first, test data generation is performed. The test data generated here includes: count bytes, format data, and a checksum. The format data here includes: 00. FF, 55 and AA.
And then writing the generated test data into a sending register of the multi-serial port communication module. In this embodiment, the self-closed loop test process writes test data to the 32-way serial port sending register of the module to be tested in a round-robin manner according to the test period of 500ms, and starts the sending function in a data format of "sending count +00+ FF +55+ AA + checksum".
Finally, monitoring the data receiving state of the multi-serial port communication module in real time, and when data is updated, taking out the received test data and analyzing; if the data is not updated, the monitoring is circulated until the preset monitoring time is exceeded. The preset monitoring time here is 1 s. Monitoring is cycled if the data is not updated within 500ms of the test period until stopped at a timeout setting of 1 s.
The received test data is analyzed and then compared with the sent test data; if the test result is completely consistent with the error count value, outputting the test result (namely the error count value ' 00 ') with correct comparison to the test result display module, if the test result is not consistent with the error count value ', receiving data with errors, and outputting the error channel number and the received test data as the test result to the test result display module.
And finally, transmitting the test result to a display interface, wherein the interface displays the following steps:
line 1: test _ cycle 1 name 2 … … name n
Line 2: err _ count 0000 … … 00
Line 3: test _ cycle 2 name 1 name 2 … … name n
Line 4: err _ count 0000 … … 00
……
If the test comparison data is wrong, displaying
Line x: test _ cycle x name 1 name 2 … … name n
Row x + 1: err _ count 0100 … … 00
The invention carries out self-closed loop test by connecting a test module (a test data generation and analysis comparison module) and a module to be tested (a multi-serial port communication module). The test interface is self-closed by the switch array, the use of an additional serial port circuit and a cable is avoided, the test data generation and analysis comparison module and the tested module are connected by the parallel interface, and the test result display interface is connected by a single serial port. The system and the method have simple interfaces, and the test interface can display the used channel information in real time
The above description is only an embodiment of the present invention, but the scope of the present invention is not limited thereto, and any person skilled in the art should be able to make modifications or substitutions within the technical scope of the present invention. Therefore, the protection scope of the present invention shall be subject to the protection scope of the appended claims.
Claims (10)
1. A multi-serial port communication self-closed loop detection system is characterized by comprising:
the interface form switching module is provided with a switch array, and the input interface and the output interface of the tested multi-serial port communication module are interconnected according to the use state through the switch array;
the test data generation and analysis comparison module is provided with a programmable logic device, and the programmable logic device is used for performing self-closed loop detection on the multi-serial port communication module so as to generate, receive, analyze and compare test data and obtain a test result;
and the test result display module is used for displaying the test result.
2. The multi-serial port communication self-closed loop detection system according to claim 1, wherein the switch array performs 1-to-1, 1-to-many and/or 1-to-1 connection on the input interface and the output interface according to an actual interface form of the multi-serial port communication module.
3. The multi-serial communication self-closed loop detection system according to claim 1, wherein the test data generation and analysis comparison module is connected with the multi-serial communication module through a parallel interface to perform parallel communication.
4. The multi-serial port communication self-closed loop detection system according to claim 1, wherein the programmable logic device is an FPGA.
5. The multi-serial port communication self-closed loop detection system according to claim 1, wherein the test result display module performs serial communication with the test data generation and analysis comparison module through 1-way serial port, and arranges and displays more than 32-way serial communication results on the same interface.
6. A multi-serial communication self-closed loop detection method is characterized in that the multi-serial communication self-closed loop detection system of any one of claims 1 to 5 is adopted to detect a multi-serial communication module, and the method comprises the following steps:
s1: interconnecting the switch arrays of the interface form switching module according to the actual use states of the input interface and the output interface of the tested multi-serial port communication module;
s2: the test data generation and analysis comparison module performs self-closed loop detection on the multi-serial port communication module, and comprises: generating test data, receiving the test data, analyzing and comparing to obtain a test result;
s3: and the test result display module acquires the test result and displays the test result on a display interface.
7. The multi-serial port communication self-closed loop detection method according to claim 6, wherein when the test data is generated, the generated test data comprises: count bytes, format data, and a checksum.
8. The multi-serial port communication self-closing ring detection method according to claim 7, wherein the format data comprises: 00. FF, 55 and AA.
9. The method according to claim 6, wherein after the self-closed loop detection is started in step S2, first generating test data, then writing the generated test data into a sending register of the multi-serial port communication module, then starting a data sending function of the multi-serial port communication module, and finally monitoring a received data state of the multi-serial port communication module in real time, and when data is updated, taking out and analyzing the received test data; if the data is not updated, the monitoring is circulated until the preset monitoring time is exceeded.
10. The multi-serial port communication self-closed loop detection method according to claim 6, wherein the received test data is analyzed and then compared with the transmitted test data; if the test result is completely consistent with the test result, the test result with correct comparison is output to the test result display module, if the test result is not consistent with the test result, the data receiving has errors, and the wrong channel number and the received test data are used as the test result to be output to the test result display module.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010341526.1A CN111459143A (en) | 2020-04-26 | 2020-04-26 | Multi-serial port communication self-closed loop detection system and method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010341526.1A CN111459143A (en) | 2020-04-26 | 2020-04-26 | Multi-serial port communication self-closed loop detection system and method |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN111459143A true CN111459143A (en) | 2020-07-28 |
Family
ID=71686036
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202010341526.1A Pending CN111459143A (en) | 2020-04-26 | 2020-04-26 | Multi-serial port communication self-closed loop detection system and method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN111459143A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113608936A (en) * | 2021-06-25 | 2021-11-05 | 天津津航计算技术研究所 | Multi-channel interface test system and method |
| CN115599074A (en) * | 2022-10-21 | 2023-01-13 | 扬州宇安电子科技有限公司（Cn） | Main control board software and hardware testing method, device and system |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1952906A (en) * | 2005-10-21 | 2007-04-25 | 鸿富锦精密工业（深圳）有限公司 | Test system and method of serial port of host computer |
| CN104102568A (en) * | 2014-06-26 | 2014-10-15 | 中国航天科工集团第三研究院第八三五七研究所 | Multi-serial port communication test system |
| CN104270171A (en) * | 2014-09-29 | 2015-01-07 | 北京中科泛华测控技术有限公司 | Multi-channel intelligent serial port communication card and method for automatically detecting multi-channel intelligent serial port communication card |
| CN104750588A (en) * | 2015-03-04 | 2015-07-01 | 广东好帮手电子科技股份有限公司 | Serial port communication based pressure testing method |
| CN107704406A (en) * | 2017-10-31 | 2018-02-16 | 珠海全志科技股份有限公司 | Chip testing exception monitoring device, method, computer equipment and storage medium |
-
2020
- 2020-04-26 CN CN202010341526.1A patent/CN111459143A/en active Pending
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1952906A (en) * | 2005-10-21 | 2007-04-25 | 鸿富锦精密工业（深圳）有限公司 | Test system and method of serial port of host computer |
| CN104102568A (en) * | 2014-06-26 | 2014-10-15 | 中国航天科工集团第三研究院第八三五七研究所 | Multi-serial port communication test system |
| CN104270171A (en) * | 2014-09-29 | 2015-01-07 | 北京中科泛华测控技术有限公司 | Multi-channel intelligent serial port communication card and method for automatically detecting multi-channel intelligent serial port communication card |
| CN104750588A (en) * | 2015-03-04 | 2015-07-01 | 广东好帮手电子科技股份有限公司 | Serial port communication based pressure testing method |
| CN107704406A (en) * | 2017-10-31 | 2018-02-16 | 珠海全志科技股份有限公司 | Chip testing exception monitoring device, method, computer equipment and storage medium |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113608936A (en) * | 2021-06-25 | 2021-11-05 | 天津津航计算技术研究所 | Multi-channel interface test system and method |
| CN113608936B (en) * | 2021-06-25 | 2024-04-19 | 天津津航计算技术研究所 | Multi-path interface test system and method |
| CN115599074A (en) * | 2022-10-21 | 2023-01-13 | 扬州宇安电子科技有限公司（Cn） | Main control board software and hardware testing method, device and system |
| CN115599074B (en) * | 2022-10-21 | 2023-08-29 | 扬州宇安电子科技有限公司 | Main control board software and hardware testing method, device and system |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN111459143A (en) | Multi-serial port communication self-closed loop detection system and method | |
| CN102087334A (en) | High-reliability digital quantity acquisition system | |
| CN111767177B (en) | Test method, device and equipment of LED display screen control card and storage medium | |
| US20040106400A1 (en) | System for monitoring mobile communication performance | |
| CN109831349B (en) | SpaceWire bus free topology bit error rate test system and method | |
| CN102104792B (en) | Control system and method for signal test of video image array | |
| CN110412496B (en) | Test function quick self-checking circuit and method for integrated circuit multi-parameter tester | |
| CN109407655A (en) | A kind of method and device for debugging chip | |
| CN113067745A (en) | Aircraft 1394B bus communication simulation test platform | |
| CN103532686B (en) | Serial data transmission circuit and control method thereof with line sequence self-adaptive | |
| US11281611B2 (en) | General purpose interface bus (GPIB) sniffer system and method | |
| CN110674067A (en) | Configuration connection system and method for communication simulation between hardware | |
| CN110968004A (en) | Cable test system and method based on FPGA prototype verification development board | |
| CN110768871A (en) | Test method and system for automatically counting data transmission correctness of DCS (distributed control system) | |
| CN108011766B (en) | Automatic switching device for system architecture and wiring relation | |
| CN103926846B (en) | The system that aircraft ammunition simulation generates with fault | |
| CN114595102A (en) | Authentication method, electronic device, and storage medium | |
| CN101997738B (en) | Test method and system of multiple paths of E1 ports for realizing STM-1 interface | |
| CN109981394B (en) | Communication method and device based on enhanced CAN bus protocol analyzer | |
| CN103472387A (en) | General on-line test system and test method suitable for antifuse type FPGA | |
| CN114445261A (en) | Data transmission device, system and method | |
| CN106650006B (en) | Debugging method and system of programmable logic device and electronic design automation terminal | |
| CN108337451B (en) | Image sensor simulation system and simulation method thereof | |
| CN111817751A (en) | Communication parallel test technology | |
| CN111324070A (en) | Debugging method of CT serial detector module cluster based on FPGA |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20200728 |