WO2024045869A1 - Data transmission method and data transmission apparatus - Google Patents

Data transmission method and data transmission apparatus Download PDF

Info

Publication number
WO2024045869A1
WO2024045869A1 PCT/CN2023/104489 CN2023104489W WO2024045869A1 WO 2024045869 A1 WO2024045869 A1 WO 2024045869A1 CN 2023104489 W CN2023104489 W CN 2023104489W WO 2024045869 A1 WO2024045869 A1 WO 2024045869A1
Authority
WO
WIPO (PCT)
Prior art keywords
bit
indication
time slot
bits
bytes
Prior art date
Application number
PCT/CN2023/104489
Other languages
French (fr)
Chinese (zh)
Inventor
黄科超
孙亮
刘翔
马会肖
Original Assignee
华为技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 华为技术有限公司 filed Critical 华为技术有限公司
Publication of WO2024045869A1 publication Critical patent/WO2024045869A1/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q11/00Selecting arrangements for multiplex systems

Definitions

  • the present application relates to the field of communications, and in particular, to a data transmission method and a data transmission device.
  • optical transport network is developing in the direction of high bandwidth, large capacity, high reliability, low latency, and intelligence, and has become Mainstream technologies used in transport networks.
  • OTN can provide large-bandwidth transmission capabilities such as n ⁇ 1.25G bits per second and n ⁇ 5G bits per second. It is widely deployed in backbone, metro core and aggregation networks, and is further expanded to access networks.
  • Synchronous Digital Hierarchy As the Synchronous Digital Hierarchy (SDH) gradually withdraws from the market, OTN is facing more and more low-speed service carrying requirements, especially the growing demand for high-quality services such as dedicated lines and video. These high-quality connection services are large in number and have small bandwidth, requiring flexible bandwidth adjustment. In the future, OTN networks need to add small-granular pipes with flexible bandwidth adjustment to have transmission capabilities as low as several megabits per second and carry high-quality connections. Existing technical solutions have the problem of large transmission delays for small-bandwidth client signals.
  • Embodiments of the present application provide a data transmission method and a data transmission device, which can reduce the delay in transmitting small-bandwidth services and have the characteristics of low overhead and high reliability.
  • embodiments of the present application provide a data transmission method, which includes the following steps. First, the data is mapped to a data frame, and then the data frame is sent. Specifically, the data frame includes multiple time slot block sets, each time slot block set includes P time slot blocks, each time slot block includes V indication bits and B bytes, integer V ⁇ 1, integer B ⁇ 1. The object carried by B bytes includes at least one of data and padding. Each time slot block set includes a byte set, and the byte set includes B bytes of each time slot block in the time slot block set, totaling B ⁇ P bytes. Each time slot block set includes a set of indicator bits, and the indicator bit set includes V indicator bits for each time slot block in the time slot block set, totaling V ⁇ P indicator bits.
  • the W indicator bits in the indicator bit set are one of N 1 preset bit sequences, the integer P ⁇ 2, the integer N 1 ⁇ 1, 1 ⁇ W ⁇ V ⁇ P.
  • the Hamming distance of any two bit sequences among the N 1 preset bit sequences is greater than or equal to 2.
  • W W ⁇ 3.
  • V 1, indicating that the bit is in the first bit position of the slot block.
  • V 1
  • the number of bits spaced between two of the V indication bits in each slot block is greater than or equal to 8.
  • the number of bits separated between any two indication bits of the V indication bits in each slot block is greater than or equal to 8.
  • V 2
  • the two indicator bits in each slot block are respectively at the first bit position and the last bit position of the slot block.
  • one of the two indication bits in each time slot block is at the first bit position of the time slot block, and there is an interval between the two indication bits. or bytes, among which, means rounding down the real number a, Indicates rounding up the real number a.
  • N 1 2
  • the N 1 preset bit sequences include a first bit sequence and a second bit sequence, and the lengths of the first bit sequence and the second bit sequence are both W.
  • the first bit sequence is all 0s
  • the second bit sequence is all 1s.
  • the first bit of the first bit sequence is 1, and the values of two adjacent bits in the first bit sequence are different; the first bit of the second bit sequence is 0, and the values of the second bits are different.
  • the values of two adjacent bits in the special sequence are different.
  • every two adjacent time slot blocks in the P time slot blocks have the same interval in the data frame.
  • the value of B is 8, 16, 24, 32, 48 or 64.
  • the plurality of time slot block sets include a first time slot block set, and the first time slot block set includes a first indication bit set and a first byte set.
  • the W indication bits in the first indication bit set are used to indicate the amount of data and/or the amount of padding and/or the position of the data and/or the position of the padding carried by the first byte set.
  • the plurality of time slot block sets include a first time slot block set and a second time slot block set
  • the first time slot block set includes a first indication bit set and a first byte set
  • the second slot block set includes a second indication bit set and a second byte set.
  • the W indication bits in the first indication bit set are used to indicate the amount of data and/or the amount of padding and/or the position of the data and/or the position of the padding carried by the second byte set.
  • the plurality of time slot block sets include a first time slot block set, a second time slot block set, and a third time slot block set.
  • the first time slot block set includes a first indicator bit set and a first byte set
  • the second time slot block set includes a second indicator bit set and a second byte set
  • the third time slot block set includes a third indicator bit set. and the third byte set.
  • the N 1 preset bit sequences include a first type bit sequence and a second type bit sequence. When the W indicator bits in the first indicator bit set are the first type of bit sequences, the W indicator bits in the first indicator bit set are used to indicate the quantity and/or padding of the data carried by the second byte set.
  • Quantity and/or location of data and/or location of fill When the W indicator bits in the first indicator bit set are second type bit sequences, the W indicator bits in the first indicator bit set are used to indicate the quantity and/or padding of the data carried by the third byte set. Quantity and/or location of data and/or location of fill.
  • embodiments of the present application provide a data transmission method, which includes the following steps. First, the data is mapped to a data frame, and then the data frame is sent. Specifically, the data frame includes multiple time slot blocks, each time slot block includes V indication bits and B bytes, the integer V ⁇ 2, and the integer B ⁇ 1.
  • the object carried by B bytes includes at least one of data and padding. The number of bits spaced between two of the V indication bits is greater than or equal to 8.
  • the V indicator bits are one of N preset bit sequences. The Hamming distance of any two bit sequences among the N preset bit sequences is greater than or equal to 2, and the integer N ⁇ 2.
  • Each preset bit sequence is used to indicate the type of object carried by B bytes.
  • the type of object carried by B bytes is one of the object type sets.
  • the object type set includes all objects carried by B bytes. It is data, the object carried by B bytes is all padding, and the object carried by B bytes includes data and padding.
  • the two indication bits are respectively at the first bit position and the last bit position of the time slot block.
  • one of the two indication bits is at the first bit position of the time slot block, and there is an interval between the two indication bits. or bytes, among which, means rounding down the real number a, Indicates rounding up the real number a.
  • the 2 preset bit sequences are 000 and 111 respectively, or the 2 preset bit sequences are 110 and 001 respectively, or the 2 preset bit sequences are 110 and 001 respectively.
  • the bit sequences are 101 and 010 respectively, or the 2 preset bit sequences are 011 and 100 respectively.
  • the first indication bit among the three indication bits is at the first bit position of the time slot block, and there is an interval between the second indication bit and the first indication bit among the three indication bits. or Bytes, the third indication bit among the 3 indication bits is at the last bit position of the time slot block.
  • the first indication bit among the 3 indication bits is at the first bit position of the slot block
  • the second indication bit among the 3 indication bits is at the second bit position of the slot block
  • the third indication bit among the 3 indication bits is bit in the last bit position of the slot block.
  • the first indication bit among the 3 indication bits is at the first bit position of the slot block
  • the second indication bit among the 3 indication bits is at the second bit position of the slot block
  • the third indication bit among the 3 indication bits is The interval between the bit and the second indication bit or bytes.
  • the first indication bit among the three indication bits is at the first bit position of the time slot block
  • the second indication bit among the three indication bits is separated from the first indication bit by B bytes
  • the third indication bit among the three indication bits is The three indicator bits are in the last bit position of the slot block. in, means rounding down the real number a, Indicates rounding up the real number a.
  • the number of bits separated between any two indication bits among the V indication bits is greater than or equal to 8.
  • the value of B is 8, 16, 24, 32, 48 or 64.
  • the set of object types includes B bytes carrying objects that are all data and B bytes carrying objects that are all padding.
  • the set of object types includes B bytes carrying objects that are all data and B bytes carrying objects that include a fixed amount of data and padding.
  • V indication bits are used to indicate the amount of data and/or the amount of padding and/or the location of data and/or the location of padding carried by B bytes.
  • the object carried by B bytes includes data and padding, and among the B bytes, the bytes used to carry data are located before the bytes used to carry padding.
  • the object carried by the B bytes includes padding, and some of the bits used to carry the padding in the B bytes are one of the preset indication sequences, and the indication sequence includes multiple bits.
  • the indication sequence is used to indicate the amount of data carried by B bytes and/or the amount of padding and/or the position of data and/or the position of padding.
  • inventions of the present application provide a data transmission device.
  • the data transmission device includes: a mapping unit and a sending unit.
  • the mapping unit is used to map data to data frames
  • the sending unit is used to send data frames.
  • the data frame includes multiple time slot block sets, each time slot block set includes P time slot blocks, each time slot block includes V indication bits and B bytes, integer V ⁇ 1, integer B ⁇ 1.
  • the object carried by B bytes includes at least one of data and padding.
  • Each time slot block set includes a byte set, and the byte set includes B bytes of each time slot block in the time slot block set, totaling B ⁇ P bytes.
  • Each time slot block set includes a set of indicator bits, and the indicator bit set includes V indicator bits for each time slot block in the time slot block set, totaling V ⁇ P indicator bits.
  • the W indicator bits in the indicator bit set are one of N 1 preset bit sequences, the integer P ⁇ 2, the integer N 1 ⁇ 1, 1 ⁇ W ⁇ V ⁇ P.
  • the Hamming distance of any two bit sequences among the N 1 preset bit sequences is greater than or equal to 2.
  • W W ⁇ 3.
  • V 1, indicating that the bit is in the first bit position of the slot block.
  • V 1
  • the number of bits spaced between two of the V indication bits in each slot block is greater than or equal to 8.
  • the number of bits separated between any two indication bits of the V indication bits in each slot block is greater than or equal to 8.
  • V 2
  • the two indicator bits in each slot block are respectively at the first bit position and the last bit position of the slot block.
  • one of the two indication bits in each time slot block is at the first bit position of the time slot block, and there is an interval between the two indication bits. or bytes, among which, means rounding down the real number a, Indicates rounding up the real number a.
  • N 1 2
  • the N 1 preset bit sequences include a first bit sequence and a second bit sequence, and the lengths of the first bit sequence and the second bit sequence are both W.
  • the first bit sequence is all 0s
  • the second bit sequence is all 1s.
  • the first bit of the first bit sequence is 1, and the values of two adjacent bits in the first bit sequence are different; the first bit of the second bit sequence is 0, and the values of adjacent bits in the second bit sequence are different. The values of the two bits are different.
  • every two adjacent time slot blocks in the P time slot blocks have the same interval in the data frame.
  • the value of B is 8, 16, 24, 32, 48 or 64.
  • the plurality of time slot block sets include a first time slot block set, and the first time slot block set includes a first indication bit set and a first byte set.
  • the W indication bits in the first indication bit set are used to indicate the amount of data and/or the amount of padding and/or the position of the data and/or the position of the padding carried by the first byte set.
  • the plurality of time slot block sets include a first time slot block set and a second time slot block set
  • the first time slot block set includes a first indication bit set and a first byte set
  • the second slot block set includes a second indication bit set and a second byte set.
  • the W indication bits in the first indication bit set are used to indicate the amount of data and/or the amount of padding and/or the position of the data and/or the position of the padding carried by the second byte set.
  • the plurality of time slot block sets include a first time slot block set, a second time slot block set, and a third time slot block set.
  • the first time slot block set includes a first indicator bit set and a first byte set
  • the second time slot block set includes a second indicator bit set and a second byte set
  • the third time slot block set includes a third indicator bit set. and the third byte set.
  • N 1 preset bit sequences include the first type of bit sequence columns and type 2 bit sequences.
  • the W indicator bits in the first indicator bit set are the first type of bit sequences
  • the W indicator bits in the first indicator bit set are used to indicate the quantity and/or padding of the data carried by the second byte set. Quantity and/or location of data and/or location of fill.
  • the W indicator bits in the first indicator bit set are second type bit sequences
  • the W indicator bits in the first indicator bit set are used to indicate the quantity and/or padding of the data carried by the third byte set. Quantity and/or location of data and/or location of fill.
  • inventions of the present application provide a data transmission device.
  • the data transmission device includes: a mapping unit and a sending unit.
  • the mapping unit is used to map data to data frames
  • the sending unit is used to send data frames.
  • the data frame includes multiple time slot blocks, each time slot block includes V indication bits and B bytes, the integer V ⁇ 2, and the integer B ⁇ 1.
  • the object carried by B bytes includes at least one of data and padding.
  • the number of bits spaced between two of the V indication bits is greater than or equal to 8.
  • the V indicator bits are one of N preset bit sequences.
  • the Hamming distance of any two bit sequences among the N preset bit sequences is greater than or equal to 2, and the integer N ⁇ 2.
  • Each preset bit sequence is used to indicate the type of object carried by B bytes.
  • the type of object carried by B bytes is one of the object type sets.
  • the object type set includes all objects carried by B bytes. It is data, the object carried by B bytes is all padding, and the object carried by B bytes includes data and padding.
  • the two indication bits are respectively at the first bit position and the last bit position of the time slot block.
  • one of the two indication bits is at the first bit position of the time slot block, and there is an interval between the two indication bits. or bytes, among which, means rounding down the real number a, Indicates rounding up the real number a.
  • the 2 preset bit sequences are 000 and 111 respectively, or the 2 preset bit sequences are 110 and 001 respectively, or the 2 preset bit sequences are 110 and 001 respectively.
  • the bit sequences are 101 and 010 respectively, or the 2 preset bit sequences are 011 and 100 respectively.
  • the first indication bit among the three indication bits is at the first bit position of the time slot block, and there is an interval between the second indication bit and the first indication bit among the three indication bits. or Bytes, the third indication bit among the 3 indication bits is at the last bit position of the time slot block.
  • the first indication bit among the 3 indication bits is at the first bit position of the slot block
  • the second indication bit among the 3 indication bits is at the second bit position of the slot block
  • the third indication bit among the 3 indication bits is bit in the last bit position of the slot block.
  • the first indication bit among the 3 indication bits is at the first bit position of the slot block
  • the second indication bit among the 3 indication bits is at the second bit position of the slot block
  • the third indication bit among the 3 indication bits is The interval between the bit and the second indication bit or bytes.
  • the first indication bit among the three indication bits is at the first bit position of the time slot block
  • the second indication bit among the three indication bits is separated from the first indication bit by B bytes
  • the third indication bit among the three indication bits is The three indicator bits are in the last bit position of the slot block. in, means rounding down the real number a, Indicates rounding up the real number a.
  • the number of bits separated between any two indication bits among the V indication bits is greater than or equal to 8.
  • the value of B is 8, 16, 24, 32, 48 or 64.
  • the set of object types includes B bytes carrying objects that are all data and B bytes carrying objects that are all padding.
  • the set of object types includes B bytes carrying objects that are all data and B bytes carrying objects that include a fixed amount of data and padding.
  • V indication bits are used to indicate the amount of data and/or the amount of padding and/or the location of data and/or the location of padding carried by B bytes.
  • the object carried by B bytes includes data and padding, and among the B bytes, the bytes used to carry data are located before the bytes used to carry padding.
  • the object carried by the B bytes includes padding, and some of the bits used to carry the padding in the B bytes are one of the preset indication sequences, and the indication sequence includes multiple bits.
  • the indication sequence is used to indicate the amount of data in the object carried by B bytes, and/or the indication sequence is used to indicate the amount of data carried by B bytes and/or the amount of padding and/or the position of the data and/or Filled position.
  • embodiments of the present application provide a data transmission method, which includes the following steps. First, the data frame is received, and then the data frame is demapped to obtain the data. Specifically, the data frame includes multiple time slot block sets, each time slot block set includes P time slot blocks, each time slot block includes V indication bits and B bytes, integer V ⁇ 1, integer B ⁇ 1. The object carried by B bytes includes data and padding in at least one. Each time slot block set includes a byte set, and the byte set includes B bytes of each time slot block in the time slot block set, totaling B ⁇ P bytes. Each time slot block set includes a set of indicator bits, and the indicator bit set includes V indicator bits for each time slot block in the time slot block set, totaling V ⁇ P indicator bits.
  • the W indicator bits in the indicator bit set are one of N 1 preset bit sequences, the integer P ⁇ 2, the integer N 1 ⁇ 1, 1 ⁇ W ⁇ V ⁇ P.
  • the Hamming distance of any two bit sequences among the N 1 preset bit sequences is greater than or equal to 2.
  • embodiments of the present application provide a data transmission method, which includes the following steps. First, the data frame is received, and then the data frame is demapped to obtain the data. Specifically, the data frame includes multiple time slot blocks, each time slot block includes V indication bits and B bytes, the integer V ⁇ 2, and the integer B ⁇ 1.
  • the object carried by B bytes includes at least one of data and padding. The number of bits spaced between two of the V indication bits is greater than or equal to 8.
  • the V indicator bits are one of N preset bit sequences. The Hamming distance of any two bit sequences among the N preset bit sequences is greater than or equal to 2, and the integer N ⁇ 2.
  • Each preset bit sequence is used to indicate the type of object carried by B bytes.
  • the type of object carried by B bytes is one of the object type sets.
  • the object type set includes all objects carried by B bytes. It is data, the object carried by B bytes is all padding, and the object carried by B bytes includes data and padding.
  • inventions of the present application provide a data transmission device.
  • the data transmission device includes: a receiving unit and a demapping unit.
  • the receiving unit is used to receive data frames
  • the demapping unit is used to demap the data frames to obtain data.
  • the data frame includes multiple time slot block sets, each time slot block set includes P time slot blocks, each time slot block includes V indication bits and B bytes, integer V ⁇ 1, integer B ⁇ 1.
  • the object carried by B bytes includes at least one of data and padding.
  • Each time slot block set includes a byte set, and the byte set includes B bytes of each time slot block in the time slot block set, totaling B ⁇ P bytes.
  • Each time slot block set includes a set of indicator bits, and the indicator bit set includes V indicator bits for each time slot block in the time slot block set, totaling V ⁇ P indicator bits.
  • the W indicator bits in the indicator bit set are one of N 1 preset bit sequences, the integer P ⁇ 2, the integer N 1 ⁇ 1, 1 ⁇ W ⁇ V ⁇ P.
  • the Hamming distance of any two bit sequences among the N 1 preset bit sequences is greater than or equal to 2.
  • inventions of the present application provide a data transmission device.
  • the data transmission device includes: a receiving unit and a demapping unit.
  • the receiving unit is used to receive data frames
  • the demapping unit is used to demap the data frames to obtain data.
  • the data frame includes multiple time slot blocks, each time slot block includes V indication bits and B bytes, the integer V ⁇ 2, and the integer B ⁇ 1.
  • the object carried by B bytes includes at least one of data and padding.
  • the number of bits spaced between two of the V indication bits is greater than or equal to 8.
  • the V indicator bits are one of N preset bit sequences.
  • the Hamming distance of any two bit sequences among the N preset bit sequences is greater than or equal to 2, and the integer N ⁇ 2.
  • Each preset bit sequence is used to indicate the type of object carried by B bytes.
  • the type of object carried by B bytes is one of the object type sets.
  • the object type set includes all objects carried by B bytes. It is data, the object carried by B bytes is all padding, and the object carried by B bytes includes data and padding.
  • Figure 1 is a schematic diagram of a possible application scenario of the embodiment of the present application.
  • Figure 2 is a schematic diagram of a possible network device hardware structure
  • Figure 3 is a schematic diagram of the frame structure of an OTN frame
  • Figure 4 is a schematic flow chart of a data transmission method in an embodiment of the present application.
  • FIG. 5 is a schematic structural diagram of an OTN frame provided by this application.
  • FIG. 6 is a schematic structural diagram of another OTN frame provided by this application.
  • Figure 7 is a schematic structural diagram of the first time slot block in this application.
  • Figure 8 is a schematic diagram of the second structure of the time slot block in this application.
  • Figure 9 is a schematic diagram of the third structure of the time slot block in this application.
  • Figure 10 is a schematic diagram of the fourth structure of the time slot block in this application.
  • Figure 11 is a schematic diagram of the fifth structure of the time slot block in this application.
  • Figure 12 is a schematic diagram of the sixth structure of the time slot block in this application.
  • Figure 13 is a schematic diagram of the seventh structure of the time slot block in this application.
  • Figure 14 is a schematic diagram of the eighth structure of the time slot block in this application.
  • Figure 15 is a schematic diagram of the ninth structure of the time slot block in this application.
  • Figure 16 is a schematic diagram of the tenth structure of the time slot block in this application.
  • Figure 17 is a schematic diagram of the eleventh structure of the time slot block in this application.
  • Figure 18 is a schematic diagram of the twelfth structure of the time slot block in this application.
  • Figure 19 is a schematic diagram of the thirteenth structure of the time slot block in this application.
  • Figure 20 is a schematic structural diagram of the fourteenth time slot block in this application.
  • Figure 21 is a schematic diagram of multiple time slot block sets in this application.
  • Figure 22 is a schematic structural diagram of the first type of data judgment processing in this application.
  • FIG. 23 is a schematic diagram of the second structure of data judgment processing in this application.
  • Figure 24 is a schematic diagram of the third structure of data judgment processing in this application.
  • FIG. 25 is a schematic diagram of the fourth structure of data judgment processing in this application.
  • Figure 26 is a schematic diagram of the fifth structure of data judgment processing in this application.
  • Figure 27 is a schematic structural diagram of a data control and instruction process in this application.
  • Figure 28 is a schematic structural diagram of a data transmission device in an embodiment of the present application.
  • Figure 29 is another structural schematic diagram of a data transmission device in an embodiment of the present application.
  • Figure 30 is another schematic structural diagram of a data transmission device in an embodiment of the present application.
  • Embodiments of the present application provide a data transmission method and a data transmission device, which can reduce the delay in transmitting small-bandwidth services and have the characteristics of low overhead and high reliability.
  • words such as “exemplary” or “for example” are used to express examples, illustrations or illustrations, and embodiments or designs described as “exemplary” or “for example” should not are to be construed as preferred or advantageous over other embodiments or designs.
  • the use of words such as “exemplary” or “such as” is intended to present related concepts in a concrete manner that is easier to understand.
  • service data refers to services carried by the optical transmission network or the metropolitan area transmission network.
  • it can be Ethernet services, packet services, wireless backhaul services, etc.
  • Business data can also be called business signals, customer data or customer business data. It should be understood that the type of service data is not limited in the embodiment of this application.
  • for instructions may include direct instructions and indirect instructions.
  • information when describing certain information to indicate A, it may include that the information directly indicates A or indirectly indicates A, but it does not mean that the information must contain A.
  • preset may include predefined definitions, for example, protocol definitions.
  • pre-definition can be realized by pre-saving corresponding codes, tables or other methods that can be used to indicate relevant information in the device. This application does not limit its specific implementation method.
  • FIG 1 is a schematic diagram of a possible application scenario according to the embodiment of the present application.
  • OTN optical transport network
  • An OTN is usually composed of multiple devices connected through optical fibers, and can be formed into different topology types such as linear, ring, and mesh according to specific needs.
  • the OTN 100 shown in Figure 1 consists of 8 OTN devices 101, namely device AH.
  • 102 indicates the optical fiber, used to connect two devices;
  • 103 indicates the customer service interface, used to receive or send customer service data.
  • OTN100 is used to transmit service data for client devices 1-3.
  • Customer equipment communicates with OTN equipment through customer service interfaces connected.
  • client devices 1-3 are connected to OTN devices A, H and F respectively.
  • OTN equipment is divided into optical layer equipment, electrical layer equipment and optical and electrical hybrid equipment.
  • Optical layer equipment refers to equipment that can process optical layer signals, such as: optical amplifier (optical amplifier, OA), optical add-drop multiplexer (optical add-drop multiplexer, OADM).
  • OA also known as optical line amplifier (OLA)
  • OLA optical line amplifier
  • OADM is used to spatially transform optical signals so that they can be output from different output ports (sometimes called directions).
  • Electrical layer equipment refers to equipment that can process electrical layer signals, such as equipment that can process OTN signals.
  • Optoelectronic hybrid equipment refers to equipment that has the ability to process optical layer signals and electrical layer signals. It should be noted that, depending on specific integration needs, an OTN device can integrate a variety of different functions. The technical solution provided in this application is suitable for OTN equipment containing electrical layer functions of different forms and integration levels.
  • the data frame structure used by the OTN device in the embodiment of this application is an OTN frame, which is used to carry various business data and provide rich management and monitoring functions.
  • the OTN frame can be an optical data unit frame (Optical Data Unit k, ODUk), ODUCn, ODUflex, or an optical channel transmission unit k (optical transport unit k, OTUk), OTUCn, or a flexible OTN (FlexO) frame wait.
  • the OTU frame includes the ODU frame and OTU overhead.
  • Cn represents a variable rate, specifically a rate that is a positive integer multiple of 100Gbps.
  • ODU frame refers to any one of ODUk, ODUCn or ODUflex
  • OTU frame refers to any one of OTUk, OTUCn or FlexO. It should also be noted that with the development of OTN technology, new types of OTN frames may be defined, which are also applicable to this application.
  • FIG. 2 is a schematic diagram of a possible network device hardware structure.
  • the network device may be device A in Figure 1.
  • the OTN device 200 includes a tributary board 201, a cross-connect board 202, a circuit board 203, an optical layer processing board (not shown in the figure), and a system control and communication board 204.
  • network equipment may contain different types and numbers of boards.
  • a network device serving as a core node does not have a tributary board 201 .
  • a network device serving as an edge node has multiple tributary boards 201 or no optical cross-connect board 202 .
  • network equipment that only supports electrical layer functions may not have optical layer processing boards.
  • the branch board 201, the cross-connect board 202 and the circuit board 203 are used to process the electrical layer signals of the OTN.
  • the tributary board 201 is used to realize the reception and transmission of various customer services, such as SDH services, packet services, Ethernet services and fronthaul services.
  • the tributary board 201 can be divided into a client-side optical transceiver module and a signal processor.
  • the client-side optical transceiver module can also be called an optical transceiver and is used to receive and/or send service data.
  • the signal processor is used to implement mapping and demapping of business data to data frames.
  • the cross-connect board 202 is used to realize the exchange of data frames and complete the exchange of one or more types of data frames.
  • the circuit board 203 mainly implements the processing of line-side data frames.
  • the circuit board 203 can be divided into a line-side optical module and a signal processor.
  • the line side optical module can be called an optical transceiver and is used to receive and/or send data frames.
  • the signal processor is used to implement multiplexing and demultiplexing, or mapping and demapping processing of data frames on the line side.
  • the system control and communication single board 204 is used to implement system control. Specifically, information can be collected from different boards, or control instructions can be sent to the corresponding boards.
  • a specific component such as a signal processor
  • a signal processor may be one or more, and is not limited in this application.
  • the above two single boards may also be designed as one single board.
  • network equipment may also include power supplies for backup, fans for cooling, etc.
  • FIG 3 is a schematic diagram of the frame structure of an OTN frame.
  • the OTN frame is a frame structure with four rows and multiple columns, including an overhead area and a payload area.
  • some OTN frame structures also include Forward Error Correction (FEC) areas.
  • FEC Forward Error Correction
  • the OTN frame structure can refer to the relevant descriptions in the current ITU-T, which will not be described again here. It should be understood that the above description of the OTN frame structure is only an example. Other deformed OTN frames are also applicable to this application. For example, OTN frames that do not contain the FEC area. Another example is a frame structure with a different number of rows and columns than an OTN frame.
  • PB Payload Block
  • PB payload Block
  • Each PB occupies a fixed-length (also called size) position in the payload area, such as 128 bytes.
  • PB can also be called time slot, time slot Blocks or time slices, etc., this application does not impose restrictions on their names.
  • time slot blocks are used to represent PB in the following text.
  • an OTN frame may include is shown in Table 1 below.
  • Figure 4 is a schematic flowchart of a data transmission method in an embodiment of the present application.
  • the data frame includes multiple time slot blocks, and each time slot block includes indication bits and bytes.
  • the indication bit is used to indicate the type of object carried by the bytes in the specified slot block.
  • the object carried by bytes includes at least one of data and stuff.
  • filling refers to other types of information besides data, which is not specifically limited in this application.
  • the padding can be random information.
  • the filling can also be information of a fixed pattern.
  • padding can also be information with fixed constraints, such as a sequence with error correction and error detection capabilities.
  • the filling may be partly random information and partly fixed pattern information.
  • the data frame may specifically be an OTN frame.
  • OTN frame The structure of several OTN frames provided by this application will be introduced below.
  • the frequency offset is ⁇ 20ppm
  • the nominal rate is 238/239 ⁇ 1244.160Mbits/s ⁇ 1238.95431Mbits/s
  • the minimum rate is 1238.95431Mbits/s ⁇ (1-20 ⁇ 10 -6 ) ⁇ 1238.929531 Mbits/s.
  • the maximum rate is 10Mbits/s ⁇ (1+100 ⁇ 10 -6 ) ⁇ (66/64) ⁇ 10.31353125Mbits/s. Since (1238.929531Mbits/s)/(10.31353125Mbits/s) ⁇ 120.1. At this time, considering transmission efficiency, it is a better choice to use 119 or 120 timeslots.
  • FIG. 5 is a schematic structural diagram of an OTN frame provided by this application.
  • its OPU frame includes 119 time slots, each time slot carries 10M services, such as TS#1, TS#2,..., TS#119 in Figure 5.
  • time slot #i carries a time slot block of length V+8B bits, including V indicator bits and B bytes, and the next time slot is time slot #i+1.
  • the slot after slot #119 is slot #1.
  • a slot cycle is defined to consist of 119 consecutive blocks of slots.
  • the first time slot #1 carries a V+8B bit of a certain service flow
  • the second time slot #1 carries the next V+8B bit of a certain service flow.
  • the same time slot carries data or padding from the same service flow.
  • FIG. 6 is a schematic structural diagram of an OTN frame provided by this application.
  • its OPU frame includes 120 time slots, each time slot carries 10M services, such as TS#1, TS#2,..., TS#120 in Figure 6.
  • time slot #i carries a time slot block of length V+8B bits, including V indicator bits and B bytes, and the next time slot is time slot #i+1.
  • the slot after slot #120 is slot #1.
  • a slot cycle is defined to consist of a continuous block of 120 slots.
  • the first time slot #1 carries a V+8B bit of a certain service flow
  • the second time slot #1 carries the next V+8B bit of a certain service flow.
  • the same time slot carries data or padding from the same service flow.
  • the OTN frame shown in Figure 6 carries a higher service rate than that in Figure 5.
  • the data frame structure can be referred to the above-mentioned Figure 5 and Figure 6, and will not be described again here.
  • the number of time slots considered in the OTN frame in the embodiment of this application can be one of 119, 120, 121, 122 and 123.
  • the specific implementation method can be simply extended according to this embodiment, which is the best method in this field. It is known to ordinary skilled persons and will not be described in detail here.
  • the above embodiment shown in Figure 4 introduces the processing flow of the sending end.
  • the receiving end receives the data frame sent by the sending end, and then demaps the data frame to obtain the data.
  • demapping can be understood as the inverse operation of mapping, which will not be described again here.
  • the data frame includes multiple time slot blocks, each time slot block includes V indicator bits and B bytes, integer V ⁇ 2, integer B ⁇ 1.
  • the object carried by B bytes includes at least one of data and padding.
  • the number of bits spaced between two of the V indication bits is greater than or equal to 8.
  • the V indicator bits are one of N preset bit sequences.
  • the Hamming distance of any two bit sequences among the N preset bit sequences is greater than or equal to 2, and the integer N ⁇ 2.
  • Each preset bit sequence is used to indicate the type of object carried by B bytes.
  • the type of objects carried by B bytes is one of the following situations: (1) The objects carried by B bytes are all data; (2) The objects carried by B bytes are all padding; (3) Bytes carry objects including data and padding.
  • bits in a certain byte may be used to carry data, or all the bits may be used to carry padding. Or, some bits in a byte are used to carry data, and another part of the bits are used to carry padding.
  • the length of each bit sequence is V bits.
  • the Hamming distance represents the number of positions where corresponding bits in two bit sequences are different, which is known to those of ordinary skill in the art and will not be described in detail here. For example, if bit sequence 1 is 10 and bit sequence 2 is 01, then the Hamming distance between bit sequence 1 and bit sequence 2 is 2. For another example, if bit sequence 1 is 101 and bit sequence 2 is 010, then the Hamming distance between bit sequence 1 and bit sequence 2 is 3.
  • the specific amount of data carried by B bytes is fixed. At this time, the data carried by B bytes and The matching relationship between fillings is constrained.
  • B bytes The type of object carried can only be one of the following two situations: (1) The objects carried by B bytes are all data. (2) The objects carried by B bytes are all filled. As another example, the type of object carried by B bytes can only be one of the following two situations: (1) The objects carried by B bytes are all data. (2) The object carried by B bytes includes a fixed amount of data and padding.
  • the value of B is 8, 16, 24, 32, 48 or 64, and the value of V is 2 or 3.
  • the value can be determined based on the maximum allowable jitter of service transmission. For example, for an optical service unit (OSU) positioned for 10M granular service transmission, it is usually necessary to ensure that the service does not have excessive jitter on the transmission path and that high-quality services require end-to-end (taking 20 stations as an example) ) transmission delay jitter should not be greater than 500us.
  • the value of B will determine the transmission jitter and transmission delay of the 10M granularity service. Combined with the implementation cost of the chip, the value of B can be 8, 16, 24, or 32.
  • the value of B can also be extended to 48, 64, etc.
  • the bit length of the slot block is V+8 ⁇ B, and the corresponding overhead is At the same time, given the value of B, the larger the value of V, the greater the overhead of the slot block.
  • V indication bits may be used to indicate the amount of data and/or the amount of padding and/or the position of data and/or the position of padding carried by B bytes. That is to say, the V indication bits can indicate how many bits among the B bytes are used to carry data, how many bits are used to carry padding, which bits are used to carry data, and which bits are used to carry padding.
  • the object carried by the B bytes includes data and padding, the bytes used to carry the data among the B bytes are located before the bytes used to carry the padding.
  • each RS symbol including 8 bits includes at most some of the V indication bits. This makes the designed data transmission method highly reliable.
  • each RS symbol including 8 bits includes at most one bit among the V indication bits.
  • the bytes in each row are encoded using 16 parallel RS (255,239).
  • RS 16 parallel RS
  • the same RS codeword can contain at most 1 bit among the V indication bits.
  • an RS decoding error occurs for an RS codeword, at most one indicator bit will be affected, making the designed data transmission method more reliable.
  • Figure 7 is a schematic structural diagram of the first time slot block in this application.
  • the time slot block length is 130 bits, and each time slot block corresponds to 1 time slot.
  • the two indication bits are the first indication bit and the second indication bit.
  • the first indication bit is at the first bit position of the time slot block, and the second indication bit is separated from the first indication bit by 8 bytes.
  • FIG 8 is a schematic diagram of the second structure of the time slot block in this application.
  • the time slot block length is 130 bits, and each time slot block corresponds to 1 time slot.
  • the two indication bits are the first indication bit and the second indication bit.
  • the first indication bit is at the first bit position of the slot block, and the second indication bit is at the last bit position of the slot block.
  • Figure 9 is a third structural schematic diagram of the time slot block in this application.
  • the time slot block length is 195 bits, and each time slot block corresponds to 1 time slot.
  • the three indication bits are the first indication bit, the second indication bit and a third indication bit.
  • the first indication bit is at the first bit position of the time slot block
  • the second indication bit is 12 bytes away from the first indication bit
  • the third indication bit is at the last bit position of the time slot block.
  • Figure 10 is a schematic diagram of the fourth structure of the time slot block in this application.
  • the time slot block length is 195 bits, and each time slot block corresponds to 1 time slot.
  • the three indication bits are the first indication bit, the second indication bit and the third indication bit.
  • the first indication bit is at the first bit position of the time slot block
  • the second indication bit is at the second bit position of the time slot block
  • the third indication bit is at the last bit position of the time slot block.
  • Figure 11 is a schematic diagram of the fifth structure of the time slot block in this application.
  • the time slot block length is 195 bits, and each time slot block corresponds to 1 time slot.
  • the three indication bits are the first indication bit, the second indication bit and the third indication bit.
  • the first indication bit is in the first bit position of the time slot block
  • the second indication bit is in the second bit position of the time slot block
  • Figure 12 is a schematic diagram of the sixth structure of the time slot block in this application.
  • the time slot block length is 195 bits, and each time slot block corresponds to 1 time slot.
  • the three indication bits are the first indication bit, the second indication bit and the third indication bit.
  • the first indication bit is at the first bit position of the time slot block
  • the second indication bit is spaced 24 bytes from the first indication bit
  • the third indication bit is at the last bit position of the time slot block.
  • the indication sequence includes multiple bits. That is to say, some of the bits used to carry padding in the B bytes can be used as an indication sequence, and the indication sequence can be combined with the indication bits to indicate the type of object carried by the B bytes. More specifically, the indication sequence may be used to indicate the amount of data and/or the amount of padding and/or the location of data and/or the location of padding in the object carried by B bytes. It should be understood that the indication sequence may occupy part or all of one padding bit, or the indication sequence may also occupy multiple padding bits.
  • the time slot block includes an indication sequence.
  • the two indication bits are respectively recorded as the first indication bit and the second indication bit, and the indication sequence is recorded as the third indication sequence.
  • Figure 13 is a schematic diagram of the seventh structure of the time slot block in this application.
  • the objects carried by bytes 1-16 are all service data.
  • the first indication bit and the second indication bit are 1 and 0 respectively, not all objects carried by bytes 1-16 are service data.
  • the objects carried by bytes 1-16 are all service data.
  • the first indication bit and the second indication bit are 0 and 1 respectively, not all objects carried by bytes 1-16 are service data.
  • the specific implementation method can be simply extended according to this embodiment, which is known to those of ordinary skill in the art and will not be described again here.
  • the 2 indication bits are one of 2 preset bit sequences, of which 1 preset bit sequence is used to indicate that the objects carried by the 16 bytes are all data, and the other 1 preset bit sequence is used to indicate Not all objects carried by 16 bytes are data. More specifically, if the objects carried by the 16 bytes are not all data, it is one of the following situations: (1) the objects carried by the B bytes are all padding; (2) the objects carried by the B bytes are data and padding. It should be noted that the type of the preset bit sequence is considered to be padding.
  • byte 1 is used as the third indication sequence, which can be 16 preset indication sequences ⁇ the third indication Sequence 0, third indication sequence 1,..., one of the third indication sequence 15 ⁇ .
  • the third indication sequence i (0 ⁇ i ⁇ 16) indicates that there are i bytes of data in bytes 2-16, and when i>0, byte 2 to byte i+1 are data.
  • the 16 preset bit sequences are the 16 codewords of (8,4) extended Hamming code, which have a correction ratio of 1 Special error, the ability to detect 2-bit errors.
  • Figure 14 is a schematic diagram of the eighth structure of the time slot block in this application.
  • the third indication sequence i (0 ⁇ i ⁇ 16) can represent a total of i bytes of data in bytes 1-16, and for i When >0, a total of i bytes from byte (17-i) to byte 16 are data.
  • the third indication sequence i (0 ⁇ i ⁇ 16) may also represent a total of 16-i bytes of padding among bytes 1-16.
  • the type of the third indication sequence ie, byte 1 is considered to belong to padding.
  • Figure 15 is a schematic structural diagram of the ninth time slot block in this application.
  • the difference from the time slot block shown in Figure 13 and Figure 14 above is that when the objects carried by the 16 bytes are not all data, in order to more specifically indicate the type of objects carried by bytes 1-16, the word Section 16 serves as the third indication sequence, which may be one of 16 preset indication sequences ⁇ third indication sequence 0, third indication sequence 1, ..., third indication sequence 15 ⁇ .
  • the third indication sequence i (0 ⁇ i ⁇ 16) represents a total of i bytes of data in bytes 1-16.
  • Figure 16 is a schematic diagram of the tenth structure of the time slot block in this application. As shown in Figure 16, the difference from the time slot block shown in Figure 13 above is that the second indication bit is located at the last bit position of the time slot block.
  • byte 1 is used as the third indication sequence, which can be 16 preset indication sequences ⁇ third indication sequence 0, third indication sequence 1,..., third Indicates one of the sequences 15 ⁇ .
  • the third indication sequence i (0 ⁇ i ⁇ 16) indicates that there are i bytes of data in bytes 1-16, and when i>0, byte 2 to byte i+1 are data.
  • byte 1 is used as another indication bit sequence, and its corresponding preset bit sequence is The number may be less than 16, that is, ⁇ third indication sequence 0, third indication sequence 1, ..., third indication sequence j ⁇ , where 0 ⁇ j ⁇ 15.
  • the third indication sequence i (0 ⁇ i ⁇ 16) is 1 byte.
  • the number of data may be 0-15, a total of 16 situations, which can be completely represented by 4 bits.
  • (8 ,4) The extended Hamming code encodes 4 bits to obtain an 8-bit length sequence.
  • cyclic redundancy check CRC
  • CRC cyclic redundancy check
  • Figure 17 is a schematic structural diagram of an eleventh type of time slot block in this application.
  • byte 1 is used as the third indication sequence, which is two preset indications.
  • the third indication sequence 0 indicates that the number of data in bytes 1-16 is 0, and the third indication sequence 1 indicates that the number of data in bytes 1-16 is 15 bytes, and bytes 2-16 are data. It should be noted that when the objects carried by 16 bytes are not all data, the amount of data carried by bytes 1-16 can be fixed.
  • each RS symbol containing 8 bits contains at most 2 of each time slot block. Indicates one of the bits. Since RS decoding is based on the symbol domain, when an RS symbol is decoded incorrectly, at most one indicator bit will be affected. Considering that the Hamming distance of any two bit sequences in the two preset first indication sequences is greater than or equal to 2, an error in one indication bit can be detected, making the designed data transmission method highly reliable.
  • Figure 18 is a twelfth structural diagram of a time slot block in this application.
  • the objects carried by bytes 1-16 are all service data.
  • the objects carried by bytes 1-16 are all padding.
  • the objects carried by bytes 1-16 are all data; when the first indication bit and the second indication bit are 0 and 0 respectively, the objects carried by bytes 1-16 are all data;
  • the second indication bit is 1 and 1 respectively, the objects carried by bytes 1-16 are all filled.
  • the specific implementation method can be simply extended according to this embodiment, which is known to those of ordinary skill in the art and will not be described again here.
  • Figure 19 is a schematic diagram of the thirteenth structure of the time slot block in this application.
  • the three indication bits are one of the two preset bit sequences.
  • the word The objects carried by sections 1-24 are all business data.
  • the first indication bit, the second indication bit and the third indication bit are 0, 1 and 0 respectively, the objects carried by bytes 1-16 are not all service data. More specifically, when the first indication bit, the second indication bit and the third indication bit are 0, 1 and 0 respectively, the objects carried by bytes 1-16 are all padding.
  • the object carried by a certain byte when it is padding, it can be random information; it can also be information with a fixed pattern; or it can be information with fixed constraints, such as correction.
  • a sequence with error and error detection capabilities is used to improve system reliability; it can also be partly random information and partly fixed pattern information; this application does not impose restrictions.
  • a fixed pattern for filling which has fixed constraints that can correct errors and detect errors. For example, consider a fixed pattern that can detect one error.
  • the receiving end combines the specific values of 3 indicator bits to determine the 24 bytes carried in the current time slot block.
  • Table 2 A way to determine whether the object type is data or padding can be shown in Table 2 below:
  • each RS symbol containing 8 bits contains at most 3 of each time slot block. Indicates one of the bits. Since RS decoding is based on the symbol domain, when an RS symbol is decoded incorrectly, at most one indicator bit will be affected. Considering that the Hamming distance of any two bit sequences in the two preset first indication sequences is greater than or equal to 3, one indication bit error can be corrected, and two bit errors can be detected, making the designed data transmission method Reliability is high.
  • the data frame includes multiple time slot block sets, and each of the time slot block sets includes P time slot blocks.
  • Each of the time slot blocks includes V indication bits and B bytes, the integer V ⁇ 1, and the integer B ⁇ 1.
  • the object carried by the B bytes includes at least one of data and padding.
  • Each of the time slot block sets includes a byte set, and the byte set includes B bytes of each time slot block in the time slot block set, totaling B ⁇ P bytes.
  • Each of the time slot block sets includes an indication bit set, and the indication bit set includes V indication bits of each time slot block in the time slot block set, totaling V ⁇ P indication bits.
  • the W indicator bits in the indicator bit set are one of N 1 preset bit sequences, and the Hamming distance of any two bit sequences in the N 1 preset bit sequences is greater than or equal to 2, an integer P ⁇ 2, integer N 1 ⁇ 1, 1 ⁇ W ⁇ V ⁇ P.
  • the Hamming distance of any two bit sequences among the N 1 preset bit sequences is greater than or equal to
  • filling refers to other types of information besides data, which is not specifically limited in this application.
  • the padding can be random information.
  • the filling can also be information of a fixed pattern.
  • padding can also be information with fixed constraints, such as a sequence with error correction and error detection capabilities.
  • the filling may be partly random information and partly fixed pattern information.
  • B can be 8, 16, 24, 32, 48 or 64.
  • N 1 2
  • N 1 preset bit sequences include a first bit sequence and a second bit sequence, the first bit sequence is all 0s, and the second bit sequence is all 1s.
  • N 1 2
  • the first bit of the first bit sequence is 1, and the values of two adjacent bits in the first bit sequence are different, that is, 101010...;
  • the first bit of the second bit sequence is 0, and the values of two adjacent bits in the second bit sequence are different, that is, 010101....
  • Figure 20 is a schematic structural diagram of the fourteenth time slot block in this application.
  • each time slot block includes V>1 indication bits, and these V indication bits are arranged in front of B bytes.
  • each time slot block includes V>1 indication bits, and the number of bits spaced between two of the V indication bits is greater than or equal to 8, that is, V The indication bits are not all arranged consecutively together in the slot block.
  • each RS symbol including 8 bits includes at most some of the V indication bits. This makes the designed data transmission method highly reliable.
  • each RS symbol including 8 bits includes at most one bit among the V indication bits. Since RS decoding is based on the symbol domain, when an RS symbol is decoded incorrectly, at most one indicator bit will be affected. Considering that the Hamming distance of any two bit sequences in the N 1 preset indication sequences is greater than or equal to 2, an error in one indication bit can be detected, making the designed data transmission method more reliable.
  • the first indication bit among the 3 indication bits is at the first bit position of the time slot block, and the second indication bit is spaced from the first indication bit. or bytes, and the third indication bit is at the last bit position of the slot block.
  • the first indication bit among the three indication bits is at the first bit position of the time slot block
  • the second indication bit is at the second bit position of the time slot block
  • the third indication bit is at the second bit position of the time slot block.
  • Last bit position is Alternatively, the first indication bit among the 3 indication bits is at the first bit position of the slot block, the second indication bit is at the second bit position of the slot block, the third indication bit and the second indication bit are bit interval or bytes.
  • the first indication bit among the 3 indication bits is at the first bit position of the time slot block
  • the second indication bit is separated from the first indication bit by B bytes
  • the third indication bit is at the first bit position of the time slot block.
  • the last bit position. in means rounding down the real number a
  • the bytes in each row are encoded using 16 parallel RS (255,239).
  • RS 16 parallel RS
  • the same RS codeword can contain at most V ⁇ P instructions. 1 bit in bits.
  • an RS decoding error occurs for an RS codeword, at most one indicator bit will be affected, making the designed data transmission method more reliable.
  • FIG 21 is a schematic diagram of multiple time slot block sets in this application.
  • each cycle includes TS#1, TS#2,..., TS#K, a total of K time slot blocks.
  • the time slot block TS#1 of each cycle in cycle 1 to cycle 5 can form a time slot block set.
  • the intervals between every two adjacent time slot blocks in each time slot block set in the data frame are the same.
  • the time slot block TS#1 in cycle 1 and the time slot block TS#1 in cycle 2 are two adjacent time slot blocks in the time slot block set.
  • the time slot block TS in cycle 2 Time slot block #1 and TS#1 in cycle 3 are two adjacent time slot blocks in the time slot block set. It can be seen that time slot block TS#1 in cycle 1 and time slot block TS# in cycle 2
  • the interval between 1 is equal to the interval between time slot block TS#1 in period 2 and time slot block TS#1 in period 3.
  • the intervals between P time slot blocks in the time slot block set can also be changed, and can be specifically set according to preset rules. In this application, the intervals are always the same and fixed as an example.
  • the starting position of the time slot block set can be indicated using the overhead of row 1, column 15 and column 16 in the OTN frame structure.
  • the W indication bits in the current slot block set are used to indicate the status of the object carried by B ⁇ P bytes in the current slot block set.
  • the W indication bits in the current slot block set are used to indicate the status of objects carried by B ⁇ P bytes in other slot block sets located after the current slot block set. The two embodiments are introduced in detail below respectively.
  • Embodiment 1 W indicator bits in the current slot block set are used to indicate the status of objects carried by B ⁇ P bytes in the current slot block set. It should be understood that the W indication bits are specifically used to indicate the amount of data carried by B ⁇ P bytes in the current slot block set and/or the amount of padding and/or the location of the data and/or the location of the padding.
  • Figure 22 is a schematic structural diagram of the first type of data decision processing in this application.
  • the two preset bit sequences are 10101 and 01010 respectively.
  • the W indicator bits of the preset bit sequence are used to indicate the data in the object carried by B ⁇ P bytes in the time slot block set. or the amount of padding.
  • a specific embodiment is that when the five indication bits are 10101, the B ⁇ P bytes in the time slot block set are all data, which is defined as state 1, as shown in example (a) in Figure 22.
  • state 2 is defined.
  • a specific implementation method is that when the 5 indicator bits are 01010, that is, state 2, the B bytes in the P-1 time slot block in the time slot block set are all data, and the B bytes in the other time slot block are all data.
  • the time slot block with all B bytes filled should be placed as late as possible in the cycle, so that the processing delay of the receiving end is low, as shown in example (b) in Figure 22.
  • a block of fully padded bytes is placed in cycle 5.
  • the Hamming distance between the received 5 indicator bits and the preset bit sequence 01010 and 10101 are calculated respectively.
  • the time slot block set is judged to be in state 1, and 16 bytes in the 5 time slot blocks and a total of 80 bytes are data, as shown in example (a) in Figure 22.
  • the time slot block set is state 2, in which 16 of the 4 time slot blocks A total of 64 bytes are data and 16 bytes in another slot block are padding, as shown in example (b) in Figure 22.
  • Figure 23 is a schematic diagram of the second structure of data decision processing in this application.
  • the 2 preset bit sequences are 010 and 101 respectively.
  • the other 2 indication bits among the 5 indication bits can be reserved. bits for other purposes, such as to help indicate the traffic data signal rate.
  • the 2 preset bit sequences respectively indicate the amount of data and/or padding in the object carried by the 80 bytes in the time slot block set.
  • a specific embodiment is that when the three indication bits are 101, all 80 bytes in the time slot block set are data, which is defined as state 1. When the three indicator bits are 010, all 80 bytes in the time slot block set are not data, and state 2 is defined.
  • a specific implementation method is that when the three indicator bits are 010, that is, state 2, all 64 bytes in the 4 time slot blocks in the time slot block set are data, and 16 bytes in the other time slot block are All bytes are filling.
  • the Hamming distance between the three received indication bits and the preset bit sequence 010 and 101 is calculated respectively.
  • the time slot block set is judged to be in state 1, and 16 bytes in the 5 time slot blocks and a total of 80 bytes are data, as shown in example (a) in Figure 23.
  • the time slot block set is state 2, in which 16 of the 4 time slot blocks A total of 64 bytes are data, and 16 bytes in another slot block are padding, as shown in example (b) in Figure 23.
  • Figure 24 is a third structural schematic diagram of data judgment processing in this application.
  • the three indicator bits are 010 and the time slot block set is in state 2
  • the last 16 words of the 80 bytes in the time slot block set are Incomplete sections are filled.
  • a specific implementation method is that when the three indicator bits are 010, that is, state 2, all 64 bytes in the 4 time slot blocks in the time slot block set are data, and 16 bytes in the other time slot block are 15 bytes of the bytes are data, and the last byte is padding, as shown in example (b) in Figure 24.
  • the length of the time slot block is shorter, resulting in lower transmission delay.
  • a total of 5 indicator bits in 5 cycles are combined together, making the designed data transmission method highly reliable.
  • 3 indicator bits are used to indicate the status of the time slot block set, it ensures that even if any 1 bit of the 3 indicator bits is wrong, it can still be corrected, and if 2 bits are wrong, it can be detected; when all of the 5 indicator bits are wrong, When used to indicate the status of the time slot block set, it ensures that it can still be corrected when any 2 bits are wrong among the 5 indication bits, and can be detected when 4 bits are wrong.
  • Figure 25 is a schematic diagram of the fourth structure of data decision processing in this application.
  • Other value combinations are The specific implementation manner can be simply extended according to this embodiment, which is known to those of ordinary skill in the art, and will not be described again here.
  • the starting position of the time slot block set can be indicated using the overhead in row 1, column 15 and column 16 in the OTN frame structure.
  • Another indication bit among the 8 indication bits in the time slot block set can be used as a reserved bit for other purposes, such as assisting in indicating the service data signal rate.
  • the two indicator bits in the time slot block can be placed at the first bit position and the second bit position of the time slot block.
  • the two indication bits may be respectively located at the first bit position and the last bit position of the time slot block.
  • the first indication bit among the 2 indication bits is at the first bit position of the time slot block, and the second indication bit is spaced apart from the first indication bit. or bytes.
  • the two preset bit sequences respectively indicate the amount of data or padding in the object carried by the 64 bytes in the time slot block set.
  • a specific embodiment is that when the 7 indication bits are 1010101, all 64 bytes in the time slot block set are data, which is defined as state 1, as shown in the example of (a) of Figure 25.
  • the 7 indicator bits are 0101010, the first 48 bytes (i.e., the corresponding bytes in cycles 1-3) of the 64 bytes in the time slot block set are data, and the latter (i.e., the corresponding bytes in cycle 4) are data.
  • 16 bytes are padding, defined as state 2, as shown in the example of (b) of Figure 25.
  • the Hamming distance between the received 7 indicator bits and the preset bit sequence 1010101 and 0101010 is calculated respectively.
  • the time slot block set is judged to be in state 1, and the 64 bytes in the time slot block set are all data, as shown in the example of (a) of Figure 25.
  • the time slot block set is determined to be state 2, and the 64 words in the time slot block set are The first 48 bytes of the section (i.e., the corresponding bytes in cycles 1-3) are data, and the following 16 bytes (i.e., the corresponding bytes in cycle 4) are padding, as shown in the example of (b) of Figure 25.
  • the length of the time slot block is shorter, resulting in lower transmission delay.
  • a total of 8 indication bits in 4 cycles are combined together, making the designed data transmission method highly reliable.
  • 7 indicator bits are used to indicate the status of the time slot block set, it ensures that any 3 bit errors among the 7 indicator bits can still be corrected, and 6 bit errors can be detected.
  • Embodiment 2 W indicator bits in the current slot block set are used to indicate the status of objects carried by B ⁇ P bytes in other slot block sets located after the current slot block set. It should be understood that the W indicator bits are specifically used to indicate the amount of data carried by B ⁇ P bytes in other time slot block sets located after the current time slot block set and/or the amount of padding and/or the location of the data. /or fill position.
  • the multiple time slot block sets include a first time slot block set and a second time slot block set.
  • the first slot block set includes a first indication bit set and a first byte set.
  • the second slot block set includes a second indication bit set and a second byte set.
  • the W indication bits in the first indication bit set are used to indicate the amount of data and/or the amount of padding and/or the position of the data and/or the position of the padding carried by the second byte set.
  • the multiple time slot block sets include a first time slot block set, a second time slot block set, and a third time slot block set.
  • the first time slot block set includes a first indicator bit set and a first byte set
  • the second time slot block set includes a second indicator bit set and a second byte set
  • the third time slot block set includes a third indicator bit set. and the third byte set.
  • the N 1 preset bit sequences include a first type bit sequence and a second type bit sequence.
  • the W indicator bits in the first indicator bit set are second type bit sequences
  • the W indicator bits in the first indicator bit set are used to indicate the quantity and/or padding of the data carried by the third byte set. Quantity and/or location of data and/or location of fill.
  • Figure 26 is a fifth structural schematic diagram of data judgment processing in this application. As shown in Figure 26, it includes four time slot block sets, which are respectively recorded as the first time slot block set, the second time slot block set, the third time slot block set, and the fourth time slot block set.
  • the 8 indicator bits in the first time slot block set are used to indicate the status of the object carried by the 128 bytes in the second time slot block set
  • the 8 indicator bits in the second time slot block set are used to indicate Indicates the status of the object carried by the 128 bytes in the third time slot set
  • the 8 indication bits in the third time slot block set are used to indicate the status of the object carried by the 128 bytes in the fourth time slot set.
  • the 3 preset bit sequences can be Select any 3 bit sequences from the set of 4 bit sequences with a length of 8 in Table 7. This embodiment considers a set of 4 bit sequences with a length of 8 as shown in Table 7, and selects 3 bit sequences from the 4 bit sequences, such as 00000000, 01001111 and 10110101, as three preset sequences.
  • a specific embodiment is, as shown in Figure 26, when the indication bit in a certain time slot block set is 00000000, the 128 bytes in the next time slot block set are all data, which is defined as state 1.
  • the indication bit in a certain time slot block set is 01001111
  • the first 112 bytes of the 128 bytes in the next time slot block set (that is, the corresponding words in the first 7 cycles of the next time slot block section) is data
  • the following 16 bytes that is, the corresponding byte in the last cycle of the next time slot block) are padding, defined as state 2.
  • the indication bit in a certain time slot block set is 10110101
  • all 128 bytes in the next time slot block set are filled, which is defined as state 3.
  • the Hamming distance is calculated between the 8 received indication bits and the three preset sequences of 00000000, 01001111 and 10110101.
  • the Hamming distance between the 8 received indication bits and the preset bit sequence 00000000 is the minimum, It is determined that the corresponding next time slot block set is in state 1, that is, the 128 bytes in the next time slot block set are all data.
  • the Hamming distance between the received 8 indicator bits and the preset bit sequence 01001111 is the smallest, it is determined that the corresponding next time slot block set is in state 2, that is, 128 bytes in front of the next time slot block set. 112 bytes are data, and the next 16 bytes are padding.
  • the Hamming distance between the received 8 indication bits and the preset bit sequence 10110101 is the smallest, it is determined that the corresponding next time slot block set is in state 3, that is, the 128 bytes in the next time slot block set All are filled.
  • transformations can also be made based on the embodiment shown in FIG. 26 .
  • the second time slot block set in FIG. 26 includes time slot block TS#2 for each period from period 9 to period 16.
  • the indication bits in the first time slot block set are used to indicate the status of objects carried by the bytes of the 8 time slot blocks TS#2 in the second time slot block set. It should be understood that similar transformations based on this are within the protection scope of this application.
  • this embodiment considers that when a service has a rate of 10M, it occupies one time slot TS#1. When the service increases to 20M rate, it will occupy 2 time slots. At this time, a set of indication sequences can be used to indicate the status of the time slot block set in 2 time slots at the same time. 2 sets of indication sequences can also be used to independently indicate the status of 2 time slots. The status of the set of slot blocks in the slot. When the service rate is reduced from 20M to 10M, the time slot in a certain time slot can be The slot block collection state is set to state 3, and all its byte-carrying objects are filled. To achieve rapid rate change.
  • Figure 27 is a schematic structural diagram of a data control and instruction process in this application. As shown in Figure 27, its data transmission includes multiple transmission cycles, each cycle contains K time slots, and each time slot TS#t (1 ⁇ t ⁇ K) carries a time slot block (also called a payload block PB). It should be noted that Figure 27 only includes the data transmission in the payload area, and the transmission of OPU overhead, OTN overhead, etc. is not reflected. A time slot carries a small particle rate of Z megabits per second.
  • a specific service rate is a ⁇ Z megabits per second, and a is an integer; for a specific service rate less than a ⁇ Z megabits per second, some padding random information can be added to make the rate a ⁇ Z megabits per second, where
  • the specific implementation manner is known to those of ordinary skill in the art and will not be described in detail here.
  • a data control and instruction process includes K instruction processing units and a control unit.
  • the control unit For data transmission of a certain service (defined as the first service), the control unit selects a time slot among K time slots (defined as time slots TS#t 1 , TS#t 2 ,..., TS#t a ) To carry, the specific time slots TS#t 1 , TS#t 2 ,..., TS#t a can be known by the agreement between the transceiver and the receiving end. For the time slots TS# tx that do not carry specific service information among the K time slots, the corresponding indication processing unit #tx is used to indicate that the object carried by the corresponding time slot block is padding. Instructing the processing unit #t status to achieve.
  • K time slots defined as time slots TS#t 1 , TS#t 2 ,..., TS#t a
  • the specific time slots TS#t 1 , TS#t 2 ,..., TS#t a can be known by the agreement between the transceiver and the receiving end.
  • the control unit selects the ⁇ time slots that need to be reduced. and through its corresponding instruction processing unit Indicate processing unit Indicate processing unit Indicates that the corresponding time slot block bearer objects are all filled to realize the transmission of the first service after reducing the bandwidth.
  • time slot block including 130 bits as an example, the length of the time slot block is shorter, resulting in lower transmission delay.
  • a total of 8 indicator bits in 8 cycles in the same time slot are combined to indicate 3 states, which can ensure that any 2 bit errors can still be corrected, and 4 bit errors can be detected, making the designed data transmission method reliable. higher.
  • the two preset bit sequences are respectively recorded as the first bit sequence and the second bit sequence.
  • the first bit sequence is all 0s
  • the second bit sequence is all 1s.
  • the first bit in the first bit sequence is 1, and the values of every two adjacent bits in the first bit sequence are different.
  • the first bit in the second bit sequence is 0, and the values of two adjacent bits in the second bit sequence are different.
  • each bit sequence is of length W, and the number of combinations is When W>10 and N 1 ⁇ 3, the number of combinations is hundreds of millions.
  • This embodiment provides a method to design a set containing N 1 bit sequences based on linear block code characteristics.
  • an integer k 0 Given the preset number of bit sequences or the number of states N 1 , an integer k 0 can be found such that Given the expected number of error-correcting bits g of the preset bit sequence, select an integer d min ⁇ 2g+1; then, select a minimum integer n 0 such that That is, there is a linear block code with code length n 0 and information bit length k 0 , and its minimum code distance is d min ⁇ 2g+1.
  • the codebook of the linear block code contains sequences, select N 1 sequences among them as the set of N 1 bit sequences required to be designed. In order to facilitate the design, it may be assumed that the set containing N 1 bit sequences contains a bit sequence of all 0s.
  • the above set includes N 1 kinds of W-long bit sequences.
  • Each bit sequence is arbitrarily superposed with a new set composed of a W-long non-zero sequence. It can also be used as N 1 preset bit indication sequences.
  • W W ⁇ 3.
  • Table 4 is a set of bit sequences containing 4 bits with a length of 3, in which 3 bits in each row constitute a bit sequence. Its 4 bit sequence
  • any 3 bit sequences can be selected from the set of 4 bit sequences with a length of 3 described in Table 4 as the preset bit sequence. .
  • N 1 3 kinds of preset bit sequences of 5-bit length
  • any 3 bit sequences can be selected as the preset bit sequence from the set of 4 bit sequences with a length of 6 described in Table 5.
  • any 3 bit sequences can be selected as the preset bit sequences from the set of 4 bit sequences with a length of 6 described in Table 6 .
  • the 4 bit sequences in the bit sequence set described in Table 6 can also be arbitrarily superimposed with a 6-bit length non-zero sequence to form a new bit sequence set, and then selected from the new bit sequence set. Any 3 bit sequences are used as preset bit sequences.
  • Table 7 is a set of bit sequences containing 4 bits with a length of 8, in which 8 bits in each row constitute a bit sequence. Its 4 bit sequence
  • any 3 bit sequences can be selected as the preset bit sequences from the set of 4 bit sequences with a length of 8 bits described in Table 7 .
  • the 4 bit sequences in the bit sequence set described in Table 7 can also be arbitrarily superposed with a non-zero sequence of 8 bit length to form a new bit sequence set, and then selected from the new bit sequence set. Any 3 bit sequences are used as preset bit sequences.
  • any 3 bit sequences can be selected as the preset bit sequence from the set of 4 bit sequences with a length of 10 bits described in Table 8 .
  • the 4 bit sequences in the bit sequence set described in Table 8 can also be arbitrarily superposed with a 10-bit length non-zero sequence to form a new bit sequence set, and then selected from the new bit sequence set. Any 3 bit sequences are used as preset bit sequences.
  • any 3 bit sequences can be selected as the preset bit sequence from the set of 4 bit sequences with a length of 11 bits described in Table 9 .
  • the 4 bit sequences in the bit sequence set described in Table 9 can also be arbitrarily superimposed with a non-zero sequence of 11 bits in length to form a new bit sequence set, and then the new bit sequence can be Select any 3 bit sequences from the sequence set as the preset bit sequence.
  • any 3 bit sequences can be selected as the preset bit sequence from the set of 4 bit sequences with a length of 12 bits described in Table 10 .
  • the 4 bit sequences in the bit sequence set described in Table 10 can also be arbitrarily superimposed with a 12-bit length non-zero sequence to form a new bit sequence set, and then selected from the new bit sequence set. Any 3 bit sequences are used as preset bit sequences.
  • any 3 bit sequences can be selected as the preset bit sequences from the set of 4 bit sequences with a length of 14 bits described in Table 11. . It should be noted that the 4 bit sequences in the bit sequence set described in Table 11 can also be arbitrarily superimposed with a 14-bit length non-zero sequence to form a new bit sequence set, and then selected from the new bit sequence set. Any 3 bit sequences are used as preset bit sequences.
  • any 3 bit sequences can be selected as the preset bit sequences from the set of 4 bit sequences with a length of 14 bits described in Table 12 .
  • the 4 bit sequences in the bit sequence set described in Table 12 can also be arbitrarily superimposed with a 16-bit length non-zero sequence to form a new bit sequence set, and then selected from the new bit sequence set. Any 3 bit sequences are used as preset bit sequences.
  • the data transmission device provided by this application is introduced below.
  • Figure 28 is a schematic structural diagram of a data transmission device in an embodiment of the present application.
  • the data processing device includes a mapping unit 501 and a sending unit 502.
  • the mapping unit 501 is used to perform the operation of step 401 above.
  • the sending unit 502 is used to perform the operation of step 402 above.
  • the relevant introduction in the above data transmission method please refer to the relevant introduction in the above data transmission method, and will not be repeated here.
  • Figure 29 is another schematic structural diagram of a data transmission device in an embodiment of the present application.
  • the data processing device includes a receiving unit 601 and a demapping unit 602.
  • the receiving unit 601 is used to receive data frames
  • the demapping unit 602 is used to demap the data frames to obtain data.
  • the device provided in this application can also be implemented in other ways.
  • the unit division in the above device is only a logical function division, and there may be other division methods in actual implementation.
  • multiple units or components may be combined or integrated into another system.
  • each functional unit in various embodiments of the present application can be integrated into one processing unit, or it can be an independent physical unit, or two or more functional units can be integrated into one processing unit.
  • the above integrated units can be implemented in the form of hardware or software functional units.
  • Figure 30 is another schematic structural diagram of a data transmission device in an embodiment of the present application.
  • the data processing device includes a processor 701, a memory 702 and a transceiver 703.
  • the processor 701, memory 702 and transceiver 703 are connected to each other via lines.
  • memory 702 is used to store program instructions and data.
  • the processor 701 is used to perform operations of mapping data or demapping data frames
  • the transceiver 603 is used to perform operations of sending and receiving data frames.
  • the processor 701 may include the mapping unit 501 shown in FIG. 28
  • the transceiver 703 may include the sending unit 502 shown in FIG. 28 .
  • the processor 701 may include the demapping unit 602 shown in FIG. 29 above
  • the transceiver 703 may include the receiving unit 601 shown in FIG. 29 above.
  • the processor shown in Figure 30 above can be a general-purpose central processing unit (CPU), a general-purpose processor, a digital signal processor (DSP), an application-specific integrated circuit (ASIC), or an on-site processor.
  • the memory shown in Figure 30 above can store the operating system and other application programs.
  • the program code used to implement the technical solutions provided by the embodiments of this application is stored in the memory and executed by the processor.
  • the processor may include memory internally.
  • the processor and memory are two separate structures.
  • the computer program product includes one or more computer instructions.
  • the processes or functions described in the embodiments of the present application are generated in whole or in part.
  • the computer may be a general-purpose computer, a special-purpose computer, a computer network, or other programmable device.
  • the computer instructions may be stored in or transmitted from one computer-readable storage medium to another, e.g., the computer instructions may be transferred from a website, computer, server, or data center Transmission to another website, computer, server or data center by wired (such as coaxial cable, optical fiber, digital subscriber line (DSL)) or wireless (such as infrared, wireless, microwave, etc.) means.
  • the computer-readable storage medium may be any available medium that can be accessed by a computer or a data storage device such as a server, data center, etc. that contains one or more available media integrated.
  • the available media may be magnetic media (eg, floppy disk, hard disk, magnetic tape), optical media (eg, DVD), or semiconductor media (eg, Solid State Disk (SSD)), etc.

Abstract

Disclosed in embodiments of the present application are a data transmission method and a data transmission apparatus, capable of reducing the delay in transmitting small-bandwidth services, and having the characteristics of low overhead and high reliability. First, data is mapped to a data frame, and then the data frame is sent. Specifically, the data frame comprises a plurality of time slot block sets, each time slot block set comprises P time slot blocks, each time slot block comprises V indication bits and B bytes, V is an integer greater than or equal to 1, and B is an integer greater than or equal to 1. An object carried by the B bytes comprises at least one of data and padding. Each slot block set comprises an indication bit set, and the indication bit set comprises V×P indication bits in total covering V indication bits of each slot block in the slot block set. W indication bits in each indication bit set refer to one of N1 preset bit sequences, P is an integer greater than or equal to 2, N1 is an integer greater than or equal to 1, and 1<W≤V×P. The Hamming distance between any two bit sequences in the N1 preset bit sequences is greater than or equal to 2.

Description

一种数据传输方法和数据传输装置A data transmission method and data transmission device
本申请要求于2022年9月02日提交中国国家知识产权局、申请号为202211072579.3、申请名称为“一种数据传输方法和数据传输装置”的中国专利申请的优先权,其全部内容通过引用结合在本申请中。This application claims priority to the Chinese patent application filed with the State Intellectual Property Office of China on September 2, 2022, with application number 202211072579.3 and application title "A data transmission method and data transmission device", the entire content of which is incorporated by reference. in this application.
技术领域Technical field
本申请涉及通信领域,尤其涉及一种数据传输方法和数据传输装置。The present application relates to the field of communications, and in particular, to a data transmission method and a data transmission device.
背景技术Background technique
在5G、云计算、大数据、人工智能等持续推动下,光传送网络(optical transport network,OTN)正朝着高带宽、大容量、高可靠、低时延、智能化的方向发展,已成为传送网采用的主流技术。OTN能够提供n×1.25G比特每秒、n×5G比特每秒等大带宽传送能力,广泛部署在骨干、城域核心和汇聚等网络,并进一步向接入网扩展。Driven by the continuous promotion of 5G, cloud computing, big data, artificial intelligence, etc., optical transport network (OTN) is developing in the direction of high bandwidth, large capacity, high reliability, low latency, and intelligence, and has become Mainstream technologies used in transport networks. OTN can provide large-bandwidth transmission capabilities such as n×1.25G bits per second and n×5G bits per second. It is widely deployed in backbone, metro core and aggregation networks, and is further expanded to access networks.
随着同步数字体系(Synchronous Digital Hierarchy,SDH)逐步退出市场,OTN面临越来越多的低速业务承载需求,特别是专线和视频等高品质业务承载需求日益增长。这些高品质连接业务数量多、带宽小,要求带宽灵活调整。未来OTN网络需要增加带宽灵活调整的小颗粒管道,以具备低至几兆比特每秒的传送能力和承载高品质连接。现有技术方案存在小带宽客户信号传输时延大的问题。As the Synchronous Digital Hierarchy (SDH) gradually withdraws from the market, OTN is facing more and more low-speed service carrying requirements, especially the growing demand for high-quality services such as dedicated lines and video. These high-quality connection services are large in number and have small bandwidth, requiring flexible bandwidth adjustment. In the future, OTN networks need to add small-granular pipes with flexible bandwidth adjustment to have transmission capabilities as low as several megabits per second and carry high-quality connections. Existing technical solutions have the problem of large transmission delays for small-bandwidth client signals.
发明内容Contents of the invention
本申请实施例提供了一种数据传输方法和数据传输装置,可以降低传输小带宽业务的时延,且具有开销低和高可靠性的特点。Embodiments of the present application provide a data transmission method and a data transmission device, which can reduce the delay in transmitting small-bandwidth services and have the characteristics of low overhead and high reliability.
第一方面,本申请实施例提供了一种数据传输方法,该方法包括如下步骤。首先将数据映射到数据帧,进而发送数据帧。具体地,数据帧包括多个时隙块集合,每个时隙块集合包括P个时隙块,每个时隙块包括V个指示比特和B个字节,整数V≥1,整数B≥1。B个字节承载的对象包括数据和填充中的至少一个。每个时隙块集合包括字节集合,字节集合包括时隙块集合中每个时隙块的B个字节共B×P个字节。每个时隙块集合包括指示比特集合,指示比特集合包括时隙块集合中每个时隙块的V个指示比特共V×P个指示比特。指示比特集合中W个指示比特为N1个预设的比特序列中的一种,整数P≥2,整数N1≥1,1<W≤V×P。N1个预设的比特序列中任意两个比特序列的汉明距离大于或等于2。In a first aspect, embodiments of the present application provide a data transmission method, which includes the following steps. First, the data is mapped to a data frame, and then the data frame is sent. Specifically, the data frame includes multiple time slot block sets, each time slot block set includes P time slot blocks, each time slot block includes V indication bits and B bytes, integer V≥1, integer B≥ 1. The object carried by B bytes includes at least one of data and padding. Each time slot block set includes a byte set, and the byte set includes B bytes of each time slot block in the time slot block set, totaling B×P bytes. Each time slot block set includes a set of indicator bits, and the indicator bit set includes V indicator bits for each time slot block in the time slot block set, totaling V×P indicator bits. The W indicator bits in the indicator bit set are one of N 1 preset bit sequences, the integer P ≥ 2, the integer N 1 ≥ 1, 1<W≤V×P. The Hamming distance of any two bit sequences among the N 1 preset bit sequences is greater than or equal to 2.
在一些可能的实施方式中,W≥3。当N1=3或4时,N1个预设的比特序列中任意两个比特序列的汉明距离大于或等于当N1=5或6或7或8时,N1个预设的比特序列中任意两个比特序列的汉明距离大于或等于其中,表示对实数a进行向下取整。In some possible implementations, W≥3. When N 1 =3 or 4, the Hamming distance of any two bit sequences among the N 1 preset bit sequences is greater than or equal to When N 1 =5 or 6 or 7 or 8, the Hamming distance of any two bit sequences among the N 1 preset bit sequences is greater than or equal to in, Indicates rounding down the real number a.
在一些可能的实施方式中,V=1,指示比特在时隙块的第一个比特位置。In some possible implementations, V=1, indicating that the bit is in the first bit position of the slot block.
在一些可能的实施方式中,V>1,每个时隙块中V个指示比特的其中两个指示比特之间间隔的比特数大于或等于8。In some possible implementations, V>1, and the number of bits spaced between two of the V indication bits in each slot block is greater than or equal to 8.
在一些可能的实施方式中,每个时隙块中V个指示比特的任意两个指示比特之间间隔的比特数大于或等于8。In some possible implementations, the number of bits separated between any two indication bits of the V indication bits in each slot block is greater than or equal to 8.
在一些可能的实施方式中,V=2,每个时隙块中2个指示比特分别在时隙块的第一个比特位置和最后一个比特位置。或者,每个时隙块中2个指示比特的其中一个指示比特在时隙块的第一个比特位置,2个指示比特之间间隔或者个字节,其中,表示对实数a进行向下取整,表示对实数a进行向上取整。In some possible implementations, V=2, and the two indicator bits in each slot block are respectively at the first bit position and the last bit position of the slot block. Or, one of the two indication bits in each time slot block is at the first bit position of the time slot block, and there is an interval between the two indication bits. or bytes, among which, means rounding down the real number a, Indicates rounding up the real number a.
在一些可能的实施方式中,N1=2,N1个预设的比特序列包括第一比特序列和第二比特序列,第一比特序列和第二比特序列的长度都为W。第一比特序列全为0,第二比特序列全为1。或者,第一比特序列的第一个比特为1,且第一比特序列中相邻两个比特的取值不同;第二比特序列的第一个比特为0,且第二比 特序列中相邻两个比特的取值不同。In some possible implementations, N 1 =2, and the N 1 preset bit sequences include a first bit sequence and a second bit sequence, and the lengths of the first bit sequence and the second bit sequence are both W. The first bit sequence is all 0s, and the second bit sequence is all 1s. Or, the first bit of the first bit sequence is 1, and the values of two adjacent bits in the first bit sequence are different; the first bit of the second bit sequence is 0, and the values of the second bits are different. The values of two adjacent bits in the special sequence are different.
在一些可能的实施方式中,P个时隙块中每相邻两个时隙块在数据帧中的间隔相同。In some possible implementations, every two adjacent time slot blocks in the P time slot blocks have the same interval in the data frame.
在一些可能的实施方式中,B的取值为8、16、24、32、48或64。In some possible implementations, the value of B is 8, 16, 24, 32, 48 or 64.
在一些可能的实施方式中,多个时隙块集合包括第一时隙块集合,第一时隙块集合包括第一指示比特集合和第一字节集合。第一指示比特集合中的W个指示比特用于指示第一字节集合所承载的数据的数量和/或填充的数量和/或数据的位置和/或填充的位置。In some possible implementations, the plurality of time slot block sets include a first time slot block set, and the first time slot block set includes a first indication bit set and a first byte set. The W indication bits in the first indication bit set are used to indicate the amount of data and/or the amount of padding and/or the position of the data and/or the position of the padding carried by the first byte set.
在一些可能的实施方式中,多个时隙块集合包括第一时隙块集合和第二时隙块集合,第一时隙块集合包括第一指示比特集合和第一字节集合。第二时隙块集合包括第二指示比特集合和第二字节集合。第一指示比特集合中的W个指示比特用于指示第二字节集合所承载的数据的数量和/或填充的数量和/或数据的位置和/或填充的位置。In some possible implementations, the plurality of time slot block sets include a first time slot block set and a second time slot block set, and the first time slot block set includes a first indication bit set and a first byte set. The second slot block set includes a second indication bit set and a second byte set. The W indication bits in the first indication bit set are used to indicate the amount of data and/or the amount of padding and/or the position of the data and/or the position of the padding carried by the second byte set.
在一些可能的实施方式中,多个时隙块集合包括第一时隙块集合、第二时隙块集合和第三时隙块集合。第一时隙块集合包括第一指示比特集合和第一字节集合,第二时隙块集合包括第二指示比特集合和第二字节集合,第三时隙块集合包括第三指示比特集合和第三字节集合。N1个预设的比特序列包括第一类比特序列和第二类比特序列。当第一指示比特集合中的W个指示比特为第一类比特序列时,第一指示比特集合中的W个指示比特用于指示第二字节集合所承载的数据的数量和/或填充的数量和/或数据的位置和/或填充的位置。当第一指示比特集合中的W个指示比特为第二类比特序列时,第一指示比特集合中的W个指示比特用于指示第三字节集合所承载的数据的数量和/或填充的数量和/或数据的位置和/或填充的位置。In some possible implementations, the plurality of time slot block sets include a first time slot block set, a second time slot block set, and a third time slot block set. The first time slot block set includes a first indicator bit set and a first byte set, the second time slot block set includes a second indicator bit set and a second byte set, and the third time slot block set includes a third indicator bit set. and the third byte set. The N 1 preset bit sequences include a first type bit sequence and a second type bit sequence. When the W indicator bits in the first indicator bit set are the first type of bit sequences, the W indicator bits in the first indicator bit set are used to indicate the quantity and/or padding of the data carried by the second byte set. Quantity and/or location of data and/or location of fill. When the W indicator bits in the first indicator bit set are second type bit sequences, the W indicator bits in the first indicator bit set are used to indicate the quantity and/or padding of the data carried by the third byte set. Quantity and/or location of data and/or location of fill.
第二方面,本申请实施例提供了一种数据传输方法,该方法包括如下步骤。首先将数据映射到数据帧,进而发送数据帧。具体地,数据帧包括多个时隙块,每个时隙块包括V个指示比特和B个字节,整数V≥2,整数B≥1。B个字节承载的对象包括数据和填充中的至少一个。V个指示比特的其中两个指示比特之间间隔的比特数大于或等于8。V个指示比特为N个预设的比特序列中的一种,N个预设的比特序列中任意两个比特序列的汉明距离大于或等于2,整数N≥2。每个预设的比特序列用于指示B个字节所承载对象的类型,B个字节所承载对象的类型为对象类型集合的其中一种,对象类型集合包括B个字节承载的对象都是数据、B个字节承载的对象都是填充和B个字节承载的对象包括数据和填充。In a second aspect, embodiments of the present application provide a data transmission method, which includes the following steps. First, the data is mapped to a data frame, and then the data frame is sent. Specifically, the data frame includes multiple time slot blocks, each time slot block includes V indication bits and B bytes, the integer V≥2, and the integer B≥1. The object carried by B bytes includes at least one of data and padding. The number of bits spaced between two of the V indication bits is greater than or equal to 8. The V indicator bits are one of N preset bit sequences. The Hamming distance of any two bit sequences among the N preset bit sequences is greater than or equal to 2, and the integer N≥2. Each preset bit sequence is used to indicate the type of object carried by B bytes. The type of object carried by B bytes is one of the object type sets. The object type set includes all objects carried by B bytes. It is data, the object carried by B bytes is all padding, and the object carried by B bytes includes data and padding.
在一些可能的实施方式中,V=2,N=2;2个预设的比特序列分别为00和11,或者,2个预设的比特序列分别为01和10。In some possible implementations, V=2, N=2; the two preset bit sequences are 00 and 11 respectively, or the two preset bit sequences are 01 and 10 respectively.
在一些可能的实施方式中,2个指示比特分别在时隙块的第一个比特位置和最后一个比特位置。或者,2个指示比特的其中一个指示比特在时隙块的第一个比特位置,2个指示比特之间间隔或者个字节,其中,表示对实数a进行向下取整,表示对实数a进行向上取整。In some possible implementations, the two indication bits are respectively at the first bit position and the last bit position of the time slot block. Or, one of the two indication bits is at the first bit position of the time slot block, and there is an interval between the two indication bits. or bytes, among which, means rounding down the real number a, Indicates rounding up the real number a.
在一些可能的实施方式中,V=3,N=2。2个预设的比特序列分别为000和111,或者,2个预设的比特序列分别为110和001,或者,2个预设的比特序列分别为101和010,或者,2个预设的比特序列分别为011和100。In some possible implementations, V=3, N=2. The 2 preset bit sequences are 000 and 111 respectively, or the 2 preset bit sequences are 110 and 001 respectively, or the 2 preset bit sequences are 110 and 001 respectively. The bit sequences are 101 and 010 respectively, or the 2 preset bit sequences are 011 and 100 respectively.
在一些可能的实施方式中,3个指示比特中第一指示比特在时隙块的第一个比特位置,3个指示比特中第二指示比特与第一指示比特之间间隔或者个字节,3个指示比特中第三指示比特在时隙块的最后一个比特位置。或者,3个指示比特中第一指示比特在时隙块的第一个比特位置,3个指示比特中第二指示比特在时隙块的第二个比特位置,3个指示比特中第三指示比特在时隙块的最后一个比特位置。或者,3个指示比特中第一指示比特在时隙块的第一个比特位置,3个指示比特中第二指示比特在时隙块的第二个比特位置,3个指示比特中第三指示比特与第二指示比特之间间隔或者个字节。或者,3个指示比特中第一指示比特在时隙块的第一个比特位置,3个指示比特中第二指示比特与第一指示比特之间间隔B个字节,3个指示比特中第三指示比特在时隙块的最后一个比特位置。其中,表示对实数a进行向下取整,表示对实数a进行向上取整。In some possible implementations, the first indication bit among the three indication bits is at the first bit position of the time slot block, and there is an interval between the second indication bit and the first indication bit among the three indication bits. or Bytes, the third indication bit among the 3 indication bits is at the last bit position of the time slot block. Alternatively, the first indication bit among the 3 indication bits is at the first bit position of the slot block, the second indication bit among the 3 indication bits is at the second bit position of the slot block, and the third indication bit among the 3 indication bits is bit in the last bit position of the slot block. Alternatively, the first indication bit among the 3 indication bits is at the first bit position of the slot block, the second indication bit among the 3 indication bits is at the second bit position of the slot block, and the third indication bit among the 3 indication bits is The interval between the bit and the second indication bit or bytes. Or, the first indication bit among the three indication bits is at the first bit position of the time slot block, the second indication bit among the three indication bits is separated from the first indication bit by B bytes, and the third indication bit among the three indication bits is The three indicator bits are in the last bit position of the slot block. in, means rounding down the real number a, Indicates rounding up the real number a.
在一些可能的实施方式中,V个指示比特中任意两个指示比特之间间隔的比特数大于或等于8。In some possible implementations, the number of bits separated between any two indication bits among the V indication bits is greater than or equal to 8.
在一些可能的实施方式中,B的取值为8、16、24、32、48或64。In some possible implementations, the value of B is 8, 16, 24, 32, 48 or 64.
在一些可能的实施方式中,对象类型集合包括B个字节承载的对象都是数据和B个字节承载的对象都是填充。 In some possible implementations, the set of object types includes B bytes carrying objects that are all data and B bytes carrying objects that are all padding.
在一些可能的实施方式中,对象类型集合包括B个字节承载的对象都是数据和B个字节承载的对象包括固定数量的数据和填充。In some possible implementations, the set of object types includes B bytes carrying objects that are all data and B bytes carrying objects that include a fixed amount of data and padding.
在一些可能的实施方式中,V个指示比特用于指示B个字节承载的数据的数量和/或填充的数量和/或数据的位置和/或填充的位置。In some possible implementations, V indication bits are used to indicate the amount of data and/or the amount of padding and/or the location of data and/or the location of padding carried by B bytes.
在一些可能的实施方式中,B个字节承载的对象包括数据和填充,在B个字节中用于承载数据的字节位于用于承载填充的字节之前。In some possible implementations, the object carried by B bytes includes data and padding, and among the B bytes, the bytes used to carry data are located before the bytes used to carry padding.
在一些可能的实施方式中,B个字节承载的对象包括填充,B个字节中用于承载填充的部分比特为预设的指示序列中的一种,指示序列包括多个比特。指示序列用于指示B个字节承载的数据的数量和/或填充的数量和/或数据的位置和/或填充的位置。In some possible implementations, the object carried by the B bytes includes padding, and some of the bits used to carry the padding in the B bytes are one of the preset indication sequences, and the indication sequence includes multiple bits. The indication sequence is used to indicate the amount of data carried by B bytes and/or the amount of padding and/or the position of data and/or the position of padding.
第三方面,本申请实施例提供了一种数据传输装置。该数据传输装置包括:映射单元和发送单元。映射单元用于将数据映射到数据帧,发送单元用于发送数据帧。具体地,数据帧包括多个时隙块集合,每个时隙块集合包括P个时隙块,每个时隙块包括V个指示比特和B个字节,整数V≥1,整数B≥1。B个字节承载的对象包括数据和填充中的至少一个。每个时隙块集合包括字节集合,字节集合包括时隙块集合中每个时隙块的B个字节共B×P个字节。每个时隙块集合包括指示比特集合,指示比特集合包括时隙块集合中每个时隙块的V个指示比特共V×P个指示比特。指示比特集合中W个指示比特为N1个预设的比特序列中的一种,整数P≥2,整数N1≥1,1<W≤V×P。N1个预设的比特序列中任意两个比特序列的汉明距离大于或等于2。In a third aspect, embodiments of the present application provide a data transmission device. The data transmission device includes: a mapping unit and a sending unit. The mapping unit is used to map data to data frames, and the sending unit is used to send data frames. Specifically, the data frame includes multiple time slot block sets, each time slot block set includes P time slot blocks, each time slot block includes V indication bits and B bytes, integer V≥1, integer B≥ 1. The object carried by B bytes includes at least one of data and padding. Each time slot block set includes a byte set, and the byte set includes B bytes of each time slot block in the time slot block set, totaling B×P bytes. Each time slot block set includes a set of indicator bits, and the indicator bit set includes V indicator bits for each time slot block in the time slot block set, totaling V×P indicator bits. The W indicator bits in the indicator bit set are one of N 1 preset bit sequences, the integer P ≥ 2, the integer N 1 ≥ 1, 1<W≤V×P. The Hamming distance of any two bit sequences among the N 1 preset bit sequences is greater than or equal to 2.
在一些可能的实施方式中,W≥3。当N1=3或4时,N1个预设的比特序列中任意两个比特序列的汉明距离大于或等于当N1=5或6或7或8时,N1个预设的比特序列中任意两个比特序列的汉明距离大于或等于其中,表示对实数a进行向下取整。In some possible embodiments, W≥3. When N 1 =3 or 4, the Hamming distance of any two bit sequences among the N 1 preset bit sequences is greater than or equal to When N 1 =5 or 6 or 7 or 8, the Hamming distance of any two bit sequences among the N 1 preset bit sequences is greater than or equal to in, Indicates rounding down the real number a.
在一些可能的实施方式中,V=1,指示比特在时隙块的第一个比特位置。In some possible implementations, V=1, indicating that the bit is in the first bit position of the slot block.
在一些可能的实施方式中,V>1,每个时隙块中V个指示比特的其中两个指示比特之间间隔的比特数大于或等于8。In some possible implementations, V>1, and the number of bits spaced between two of the V indication bits in each slot block is greater than or equal to 8.
在一些可能的实施方式中,每个时隙块中V个指示比特的任意两个指示比特之间间隔的比特数大于或等于8。In some possible implementations, the number of bits separated between any two indication bits of the V indication bits in each slot block is greater than or equal to 8.
在一些可能的实施方式中,V=2,每个时隙块中2个指示比特分别在时隙块的第一个比特位置和最后一个比特位置。或者,每个时隙块中2个指示比特的其中一个指示比特在时隙块的第一个比特位置,2个指示比特之间间隔或者个字节,其中,表示对实数a进行向下取整,表示对实数a进行向上取整。In some possible implementations, V=2, and the two indicator bits in each slot block are respectively at the first bit position and the last bit position of the slot block. Or, one of the two indication bits in each time slot block is at the first bit position of the time slot block, and there is an interval between the two indication bits. or bytes, among which, means rounding down the real number a, Indicates rounding up the real number a.
在一些可能的实施方式中,N1=2,N1个预设的比特序列包括第一比特序列和第二比特序列,第一比特序列和第二比特序列的长度都为W。第一比特序列全为0,第二比特序列全为1。或者,第一比特序列的第一个比特为1,且第一比特序列中相邻两个比特的取值不同;第二比特序列的第一个比特为0,且第二比特序列中相邻两个比特的取值不同。In some possible implementations, N 1 =2, and the N 1 preset bit sequences include a first bit sequence and a second bit sequence, and the lengths of the first bit sequence and the second bit sequence are both W. The first bit sequence is all 0s, and the second bit sequence is all 1s. Or, the first bit of the first bit sequence is 1, and the values of two adjacent bits in the first bit sequence are different; the first bit of the second bit sequence is 0, and the values of adjacent bits in the second bit sequence are different. The values of the two bits are different.
在一些可能的实施方式中,P个时隙块中每相邻两个时隙块在数据帧中的间隔相同。In some possible implementations, every two adjacent time slot blocks in the P time slot blocks have the same interval in the data frame.
在一些可能的实施方式中,B的取值为8、16、24、32、48或64。In some possible implementations, the value of B is 8, 16, 24, 32, 48 or 64.
在一些可能的实施方式中,多个时隙块集合包括第一时隙块集合,第一时隙块集合包括第一指示比特集合和第一字节集合。第一指示比特集合中的W个指示比特用于指示第一字节集合所承载的数据的数量和/或填充的数量和/或数据的位置和/或填充的位置。In some possible implementations, the plurality of time slot block sets include a first time slot block set, and the first time slot block set includes a first indication bit set and a first byte set. The W indication bits in the first indication bit set are used to indicate the amount of data and/or the amount of padding and/or the position of the data and/or the position of the padding carried by the first byte set.
在一些可能的实施方式中,多个时隙块集合包括第一时隙块集合和第二时隙块集合,第一时隙块集合包括第一指示比特集合和第一字节集合。第二时隙块集合包括第二指示比特集合和第二字节集合。第一指示比特集合中的W个指示比特用于指示第二字节集合所承载的数据的数量和/或填充的数量和/或数据的位置和/或填充的位置。In some possible implementations, the plurality of time slot block sets include a first time slot block set and a second time slot block set, and the first time slot block set includes a first indication bit set and a first byte set. The second slot block set includes a second indication bit set and a second byte set. The W indication bits in the first indication bit set are used to indicate the amount of data and/or the amount of padding and/or the position of the data and/or the position of the padding carried by the second byte set.
在一些可能的实施方式中,多个时隙块集合包括第一时隙块集合、第二时隙块集合和第三时隙块集合。第一时隙块集合包括第一指示比特集合和第一字节集合,第二时隙块集合包括第二指示比特集合和第二字节集合,第三时隙块集合包括第三指示比特集合和第三字节集合。N1个预设的比特序列包括第一类比特序 列和第二类比特序列。当第一指示比特集合中的W个指示比特为第一类比特序列时,第一指示比特集合中的W个指示比特用于指示第二字节集合所承载的数据的数量和/或填充的数量和/或数据的位置和/或填充的位置。当第一指示比特集合中的W个指示比特为第二类比特序列时,第一指示比特集合中的W个指示比特用于指示第三字节集合所承载的数据的数量和/或填充的数量和/或数据的位置和/或填充的位置。In some possible implementations, the plurality of time slot block sets include a first time slot block set, a second time slot block set, and a third time slot block set. The first time slot block set includes a first indicator bit set and a first byte set, the second time slot block set includes a second indicator bit set and a second byte set, and the third time slot block set includes a third indicator bit set. and the third byte set. N 1 preset bit sequences include the first type of bit sequence columns and type 2 bit sequences. When the W indicator bits in the first indicator bit set are the first type of bit sequences, the W indicator bits in the first indicator bit set are used to indicate the quantity and/or padding of the data carried by the second byte set. Quantity and/or location of data and/or location of fill. When the W indicator bits in the first indicator bit set are second type bit sequences, the W indicator bits in the first indicator bit set are used to indicate the quantity and/or padding of the data carried by the third byte set. Quantity and/or location of data and/or location of fill.
第四方面,本申请实施例提供了一种数据传输装置。该数据传输装置包括:映射单元和发送单元。映射单元用于将数据映射到数据帧,发送单元用于发送数据帧。具体地,数据帧包括多个时隙块,每个时隙块包括V个指示比特和B个字节,整数V≥2,整数B≥1。B个字节承载的对象包括数据和填充中的至少一个。V个指示比特的其中两个指示比特之间间隔的比特数大于或等于8。V个指示比特为N个预设的比特序列中的一种,N个预设的比特序列中任意两个比特序列的汉明距离大于或等于2,整数N≥2。每个预设的比特序列用于指示B个字节所承载对象的类型,B个字节所承载对象的类型为对象类型集合的其中一种,对象类型集合包括B个字节承载的对象都是数据、B个字节承载的对象都是填充和B个字节承载的对象包括数据和填充。In a fourth aspect, embodiments of the present application provide a data transmission device. The data transmission device includes: a mapping unit and a sending unit. The mapping unit is used to map data to data frames, and the sending unit is used to send data frames. Specifically, the data frame includes multiple time slot blocks, each time slot block includes V indication bits and B bytes, the integer V≥2, and the integer B≥1. The object carried by B bytes includes at least one of data and padding. The number of bits spaced between two of the V indication bits is greater than or equal to 8. The V indicator bits are one of N preset bit sequences. The Hamming distance of any two bit sequences among the N preset bit sequences is greater than or equal to 2, and the integer N≥2. Each preset bit sequence is used to indicate the type of object carried by B bytes. The type of object carried by B bytes is one of the object type sets. The object type set includes all objects carried by B bytes. It is data, the object carried by B bytes is all padding, and the object carried by B bytes includes data and padding.
在一些可能的实施方式中,V=2,N=2;2个预设的比特序列分别为00和11,或者,2个预设的比特序列分别为01和10。In some possible implementations, V=2, N=2; the two preset bit sequences are 00 and 11 respectively, or the two preset bit sequences are 01 and 10 respectively.
在一些可能的实施方式中,2个指示比特分别在时隙块的第一个比特位置和最后一个比特位置。或者,2个指示比特的其中一个指示比特在时隙块的第一个比特位置,2个指示比特之间间隔或者个字节,其中,表示对实数a进行向下取整,表示对实数a进行向上取整。In some possible implementations, the two indication bits are respectively at the first bit position and the last bit position of the time slot block. Or, one of the two indication bits is at the first bit position of the time slot block, and there is an interval between the two indication bits. or bytes, among which, means rounding down the real number a, Indicates rounding up the real number a.
在一些可能的实施方式中,V=3,N=2。2个预设的比特序列分别为000和111,或者,2个预设的比特序列分别为110和001,或者,2个预设的比特序列分别为101和010,或者,2个预设的比特序列分别为011和100。In some possible implementations, V=3, N=2. The 2 preset bit sequences are 000 and 111 respectively, or the 2 preset bit sequences are 110 and 001 respectively, or the 2 preset bit sequences are 110 and 001 respectively. The bit sequences are 101 and 010 respectively, or the 2 preset bit sequences are 011 and 100 respectively.
在一些可能的实施方式中,3个指示比特中第一指示比特在时隙块的第一个比特位置,3个指示比特中第二指示比特与第一指示比特之间间隔或者个字节,3个指示比特中第三指示比特在时隙块的最后一个比特位置。或者,3个指示比特中第一指示比特在时隙块的第一个比特位置,3个指示比特中第二指示比特在时隙块的第二个比特位置,3个指示比特中第三指示比特在时隙块的最后一个比特位置。或者,3个指示比特中第一指示比特在时隙块的第一个比特位置,3个指示比特中第二指示比特在时隙块的第二个比特位置,3个指示比特中第三指示比特与第二指示比特之间间隔或者个字节。或者,3个指示比特中第一指示比特在时隙块的第一个比特位置,3个指示比特中第二指示比特与第一指示比特之间间隔B个字节,3个指示比特中第三指示比特在时隙块的最后一个比特位置。其中,表示对实数a进行向下取整,表示对实数a进行向上取整。In some possible implementations, the first indication bit among the three indication bits is at the first bit position of the time slot block, and there is an interval between the second indication bit and the first indication bit among the three indication bits. or Bytes, the third indication bit among the 3 indication bits is at the last bit position of the time slot block. Alternatively, the first indication bit among the 3 indication bits is at the first bit position of the slot block, the second indication bit among the 3 indication bits is at the second bit position of the slot block, and the third indication bit among the 3 indication bits is bit in the last bit position of the slot block. Alternatively, the first indication bit among the 3 indication bits is at the first bit position of the slot block, the second indication bit among the 3 indication bits is at the second bit position of the slot block, and the third indication bit among the 3 indication bits is The interval between the bit and the second indication bit or bytes. Or, the first indication bit among the three indication bits is at the first bit position of the time slot block, the second indication bit among the three indication bits is separated from the first indication bit by B bytes, and the third indication bit among the three indication bits is The three indicator bits are in the last bit position of the slot block. in, means rounding down the real number a, Indicates rounding up the real number a.
在一些可能的实施方式中,V个指示比特中任意两个指示比特之间间隔的比特数大于或等于8。In some possible implementations, the number of bits separated between any two indication bits among the V indication bits is greater than or equal to 8.
在一些可能的实施方式中,B的取值为8、16、24、32、48或64。In some possible implementations, the value of B is 8, 16, 24, 32, 48 or 64.
在一些可能的实施方式中,对象类型集合包括B个字节承载的对象都是数据和B个字节承载的对象都是填充。In some possible implementations, the set of object types includes B bytes carrying objects that are all data and B bytes carrying objects that are all padding.
在一些可能的实施方式中,对象类型集合包括B个字节承载的对象都是数据和B个字节承载的对象包括固定数量的数据和填充。In some possible implementations, the set of object types includes B bytes carrying objects that are all data and B bytes carrying objects that include a fixed amount of data and padding.
在一些可能的实施方式中,V个指示比特用于指示B个字节承载的数据的数量和/或填充的数量和/或数据的位置和/或填充的位置。In some possible implementations, V indication bits are used to indicate the amount of data and/or the amount of padding and/or the location of data and/or the location of padding carried by B bytes.
在一些可能的实施方式中,B个字节承载的对象包括数据和填充,在B个字节中用于承载数据的字节位于用于承载填充的字节之前。In some possible implementations, the object carried by B bytes includes data and padding, and among the B bytes, the bytes used to carry data are located before the bytes used to carry padding.
在一些可能的实施方式中,B个字节承载的对象包括填充,B个字节中用于承载填充的部分比特为预设的指示序列中的一种,指示序列包括多个比特。指示序列用于指示B个字节承载的对象中数据的数量,和/或,指示序列用于指示B个字节承载的数据的数量和/或填充的数量和/或数据的位置和/或填充的位置。In some possible implementations, the object carried by the B bytes includes padding, and some of the bits used to carry the padding in the B bytes are one of the preset indication sequences, and the indication sequence includes multiple bits. The indication sequence is used to indicate the amount of data in the object carried by B bytes, and/or the indication sequence is used to indicate the amount of data carried by B bytes and/or the amount of padding and/or the position of the data and/or Filled position.
第五方面,本申请实施例提供了一种数据传输方法,该方法包括如下步骤。首先接收数据帧,进而对数据帧进行解映射得到数据。具体地,数据帧包括多个时隙块集合,每个时隙块集合包括P个时隙块,每个时隙块包括V个指示比特和B个字节,整数V≥1,整数B≥1。B个字节承载的对象包括数据和填充中的 至少一个。每个时隙块集合包括字节集合,字节集合包括时隙块集合中每个时隙块的B个字节共B×P个字节。每个时隙块集合包括指示比特集合,指示比特集合包括时隙块集合中每个时隙块的V个指示比特共V×P个指示比特。指示比特集合中W个指示比特为N1个预设的比特序列中的一种,整数P≥2,整数N1≥1,1<W≤V×P。N1个预设的比特序列中任意两个比特序列的汉明距离大于或等于2。In a fifth aspect, embodiments of the present application provide a data transmission method, which includes the following steps. First, the data frame is received, and then the data frame is demapped to obtain the data. Specifically, the data frame includes multiple time slot block sets, each time slot block set includes P time slot blocks, each time slot block includes V indication bits and B bytes, integer V≥1, integer B≥ 1. The object carried by B bytes includes data and padding in at least one. Each time slot block set includes a byte set, and the byte set includes B bytes of each time slot block in the time slot block set, totaling B×P bytes. Each time slot block set includes a set of indicator bits, and the indicator bit set includes V indicator bits for each time slot block in the time slot block set, totaling V×P indicator bits. The W indicator bits in the indicator bit set are one of N 1 preset bit sequences, the integer P ≥ 2, the integer N 1 ≥ 1, 1<W≤V×P. The Hamming distance of any two bit sequences among the N 1 preset bit sequences is greater than or equal to 2.
第六方面,本申请实施例提供了一种数据传输方法,该方法包括如下步骤。首先接收数据帧,进而对数据帧进行解映射得到数据。具体地,数据帧包括多个时隙块,每个时隙块包括V个指示比特和B个字节,整数V≥2,整数B≥1。B个字节承载的对象包括数据和填充中的至少一个。V个指示比特的其中两个指示比特之间间隔的比特数大于或等于8。V个指示比特为N个预设的比特序列中的一种,N个预设的比特序列中任意两个比特序列的汉明距离大于或等于2,整数N≥2。每个预设的比特序列用于指示B个字节所承载对象的类型,B个字节所承载对象的类型为对象类型集合的其中一种,对象类型集合包括B个字节承载的对象都是数据、B个字节承载的对象都是填充和B个字节承载的对象包括数据和填充。In a sixth aspect, embodiments of the present application provide a data transmission method, which includes the following steps. First, the data frame is received, and then the data frame is demapped to obtain the data. Specifically, the data frame includes multiple time slot blocks, each time slot block includes V indication bits and B bytes, the integer V≥2, and the integer B≥1. The object carried by B bytes includes at least one of data and padding. The number of bits spaced between two of the V indication bits is greater than or equal to 8. The V indicator bits are one of N preset bit sequences. The Hamming distance of any two bit sequences among the N preset bit sequences is greater than or equal to 2, and the integer N≥2. Each preset bit sequence is used to indicate the type of object carried by B bytes. The type of object carried by B bytes is one of the object type sets. The object type set includes all objects carried by B bytes. It is data, the object carried by B bytes is all padding, and the object carried by B bytes includes data and padding.
第七方面,本申请实施例提供了一种数据传输装置。该数据传输装置包括:接收单元和解映射单元。接收单元用于接收数据帧,解映射单元用于对数据帧进行解映射得到数据。具体地,数据帧包括多个时隙块集合,每个时隙块集合包括P个时隙块,每个时隙块包括V个指示比特和B个字节,整数V≥1,整数B≥1。B个字节承载的对象包括数据和填充中的至少一个。每个时隙块集合包括字节集合,字节集合包括时隙块集合中每个时隙块的B个字节共B×P个字节。每个时隙块集合包括指示比特集合,指示比特集合包括时隙块集合中每个时隙块的V个指示比特共V×P个指示比特。指示比特集合中W个指示比特为N1个预设的比特序列中的一种,整数P≥2,整数N1≥1,1<W≤V×P。N1个预设的比特序列中任意两个比特序列的汉明距离大于或等于2。In a seventh aspect, embodiments of the present application provide a data transmission device. The data transmission device includes: a receiving unit and a demapping unit. The receiving unit is used to receive data frames, and the demapping unit is used to demap the data frames to obtain data. Specifically, the data frame includes multiple time slot block sets, each time slot block set includes P time slot blocks, each time slot block includes V indication bits and B bytes, integer V≥1, integer B≥ 1. The object carried by B bytes includes at least one of data and padding. Each time slot block set includes a byte set, and the byte set includes B bytes of each time slot block in the time slot block set, totaling B×P bytes. Each time slot block set includes a set of indicator bits, and the indicator bit set includes V indicator bits for each time slot block in the time slot block set, totaling V×P indicator bits. The W indicator bits in the indicator bit set are one of N 1 preset bit sequences, the integer P ≥ 2, the integer N 1 ≥ 1, 1<W≤V×P. The Hamming distance of any two bit sequences among the N 1 preset bit sequences is greater than or equal to 2.
第八方面,本申请实施例提供了一种数据传输装置。该数据传输装置包括:接收单元和解映射单元。接收单元用于接收数据帧,解映射单元用于对数据帧进行解映射得到数据。具体地,数据帧包括多个时隙块,每个时隙块包括V个指示比特和B个字节,整数V≥2,整数B≥1。B个字节承载的对象包括数据和填充中的至少一个。V个指示比特的其中两个指示比特之间间隔的比特数大于或等于8。V个指示比特为N个预设的比特序列中的一种,N个预设的比特序列中任意两个比特序列的汉明距离大于或等于2,整数N≥2。每个预设的比特序列用于指示B个字节所承载对象的类型,B个字节所承载对象的类型为对象类型集合的其中一种,对象类型集合包括B个字节承载的对象都是数据、B个字节承载的对象都是填充和B个字节承载的对象包括数据和填充。In an eighth aspect, embodiments of the present application provide a data transmission device. The data transmission device includes: a receiving unit and a demapping unit. The receiving unit is used to receive data frames, and the demapping unit is used to demap the data frames to obtain data. Specifically, the data frame includes multiple time slot blocks, each time slot block includes V indication bits and B bytes, the integer V≥2, and the integer B≥1. The object carried by B bytes includes at least one of data and padding. The number of bits spaced between two of the V indication bits is greater than or equal to 8. The V indicator bits are one of N preset bit sequences. The Hamming distance of any two bit sequences among the N preset bit sequences is greater than or equal to 2, and the integer N≥2. Each preset bit sequence is used to indicate the type of object carried by B bytes. The type of object carried by B bytes is one of the object type sets. The object type set includes all objects carried by B bytes. It is data, the object carried by B bytes is all padding, and the object carried by B bytes includes data and padding.
附图说明Description of drawings
图1为本申请实施例一种可能的应用场景示意图;Figure 1 is a schematic diagram of a possible application scenario of the embodiment of the present application;
图2为一种可能的网络设备硬件结构示意图;Figure 2 is a schematic diagram of a possible network device hardware structure;
图3为一种OTN帧的帧结构的示意图;Figure 3 is a schematic diagram of the frame structure of an OTN frame;
图4为本申请实施例中数据传输方法的一种流程示意图;Figure 4 is a schematic flow chart of a data transmission method in an embodiment of the present application;
图5为本申请提供的一种OTN帧的结构示意图;Figure 5 is a schematic structural diagram of an OTN frame provided by this application;
图6为本申请提供的另一种OTN帧的结构示意图;Figure 6 is a schematic structural diagram of another OTN frame provided by this application;
图7为本申请中时隙块的第一种结构示意图;Figure 7 is a schematic structural diagram of the first time slot block in this application;
图8为本申请中时隙块的第二种结构示意图;Figure 8 is a schematic diagram of the second structure of the time slot block in this application;
图9为本申请中时隙块的第三种结构示意图;Figure 9 is a schematic diagram of the third structure of the time slot block in this application;
图10为本申请中时隙块的第四种结构示意图;Figure 10 is a schematic diagram of the fourth structure of the time slot block in this application;
图11为本申请中时隙块的第五种结构示意图;Figure 11 is a schematic diagram of the fifth structure of the time slot block in this application;
图12为本申请中时隙块的第六种结构示意图;Figure 12 is a schematic diagram of the sixth structure of the time slot block in this application;
图13为本申请中时隙块的第七种结构示意图;Figure 13 is a schematic diagram of the seventh structure of the time slot block in this application;
图14为本申请中时隙块的第八种结构示意图;Figure 14 is a schematic diagram of the eighth structure of the time slot block in this application;
图15为本申请中时隙块的第九种结构示意图; Figure 15 is a schematic diagram of the ninth structure of the time slot block in this application;
图16为本申请中时隙块的第十种结构示意图;Figure 16 is a schematic diagram of the tenth structure of the time slot block in this application;
图17为本申请中时隙块的第十一种结构示意图;Figure 17 is a schematic diagram of the eleventh structure of the time slot block in this application;
图18为本申请中时隙块的第十二种结构示意图;Figure 18 is a schematic diagram of the twelfth structure of the time slot block in this application;
图19为本申请中时隙块的第十三种结构示意图;Figure 19 is a schematic diagram of the thirteenth structure of the time slot block in this application;
图20为本申请中时隙块的第十四种结构示意图;Figure 20 is a schematic structural diagram of the fourteenth time slot block in this application;
图21为本申请中多个时隙块集合的一种示意图;Figure 21 is a schematic diagram of multiple time slot block sets in this application;
图22为本申请中数据判决处理的第一种结构示意图;Figure 22 is a schematic structural diagram of the first type of data judgment processing in this application;
图23为本申请中数据判决处理的第二种结构示意图;Figure 23 is a schematic diagram of the second structure of data judgment processing in this application;
图24为本申请中数据判决处理的第三种结构示意图;Figure 24 is a schematic diagram of the third structure of data judgment processing in this application;
图25为本申请中数据判决处理的第四种结构示意图;Figure 25 is a schematic diagram of the fourth structure of data judgment processing in this application;
图26为本申请中数据判决处理的第五种结构示意图;Figure 26 is a schematic diagram of the fifth structure of data judgment processing in this application;
图27为本申请中一种数据控制和指示处理的结构示意图;Figure 27 is a schematic structural diagram of a data control and instruction process in this application;
图28为本申请实施例中数据传输装置的一种结构示意图;Figure 28 is a schematic structural diagram of a data transmission device in an embodiment of the present application;
图29为本申请实施例中数据传输装置的另一种结构示意图;Figure 29 is another structural schematic diagram of a data transmission device in an embodiment of the present application;
图30为本申请实施例中数据传输装置的另一种结构示意图。Figure 30 is another schematic structural diagram of a data transmission device in an embodiment of the present application.
具体实施方式Detailed ways
本申请实施例提供了一种数据传输方法和数据传输装置,可以降低传输小带宽业务的时延,且具有开销低和高可靠性的特点。Embodiments of the present application provide a data transmission method and a data transmission device, which can reduce the delay in transmitting small-bandwidth services and have the characteristics of low overhead and high reliability.
为了便于理解本申请实施例,作出以下说明。In order to facilitate understanding of the embodiments of the present application, the following description is provided.
第一、在下文示出的本申请实施例中的文字说明或者附图中的术语,“第一”、“第二”等以及各种数字编号仅为描述方便进行的区分,而不必用于描述特定的顺序或者先后次序,并不用来限制本申请实施例的范围。例如,区分不同的数据帧等。First, the terms "first", "second", etc. and various numerical numbers in the description of the embodiments of the present application or in the drawings shown below are only for convenience of description and are not necessarily used for distinction. Describing a specific sequence or sequence is not intended to limit the scope of the embodiments of the present application. For example, distinguish between different data frames, etc.
第二、下文示出的本申请实施例中的术语“包括”和“具有”以及它们的任何变形,意图在于覆盖不排他的包含,例如,包含了一系列步骤或单元的过程、方法、系统、产品或设备不必限于清楚地列出的那些步骤或单元,而是可以包括没有清楚地列出的或对于这些过程、方法、产品或设备固有的其他步骤或者单元。Second, the terms "including" and "having" and any variations thereof in the embodiments of the present application shown below are intended to cover non-exclusive inclusions, for example, processes, methods, and systems that include a series of steps or units. , products, or devices need not be limited to those steps or units that are expressly listed, but may include other steps or units that are not expressly listed or that are inherent to the processes, methods, products, or devices.
第三、在本申请实施例中,“示例性的”或者“例如”等词用于表示例子、例证或说明,被描述为“示例性的”或者“例如”的实施例或设计方案不应被解释为比其它实施例或设计方案更优选或更具优势。使用“示例性的”或者“例如”等词旨在以具体方式呈现相关概念,便于理解。Third, in the embodiments of this application, words such as "exemplary" or "for example" are used to express examples, illustrations or illustrations, and embodiments or designs described as "exemplary" or "for example" should not are to be construed as preferred or advantageous over other embodiments or designs. The use of words such as "exemplary" or "such as" is intended to present related concepts in a concrete manner that is easier to understand.
第四、在本申请实施例中,业务数据指的是光传送网络或城域传送网络承载的业务。例如,可以是以太网业务、分组业务、无线回传业务等。业务数据也可以称业务信号、客户数据或客户业务数据。应理解,本申请实施例中对于业务数据的类型不做限定。Fourth, in the embodiment of this application, service data refers to services carried by the optical transmission network or the metropolitan area transmission network. For example, it can be Ethernet services, packet services, wireless backhaul services, etc. Business data can also be called business signals, customer data or customer business data. It should be understood that the type of service data is not limited in the embodiment of this application.
第五、在本申请实施例中,“用于指示”可以包括直接指示和间接指示。当描述某一信息用于指示A时,可以包括该信息直接指示A或间接指示A,而并不代表该信息中一定携带有A。Fifth, in the embodiment of this application, "for instructions" may include direct instructions and indirect instructions. When describing certain information to indicate A, it may include that the information directly indicates A or indirectly indicates A, but it does not mean that the information must contain A.
第六、在本申请实施例中,仅以OTN帧作为示例进行实施例的说明,应理解,在未来技术发展中,对于其他承载OTN帧以及MTN帧,也适用于本申请。Sixth, in the embodiment of this application, only the OTN frame is used as an example to illustrate the embodiment. It should be understood that in future technology development, this application is also applicable to other bearer OTN frames and MTN frames.
第七、在本申请实施例中,“预设”可包括预先定义,例如,协议定义。其中,“预先定义”可以通过在设备中预先保存相应的代码、表格或其他可用于指示相关信息的方式来实现,本申请对于其具体的实现方式不做限定。Seventh, in the embodiment of this application, "preset" may include predefined definitions, for example, protocol definitions. Among them, "pre-definition" can be realized by pre-saving corresponding codes, tables or other methods that can be used to indicate relevant information in the device. This application does not limit its specific implementation method.
图1为本申请实施例一种可能的应用场景示意图。如图1所示,本申请实施例适用于光网络,例如:光传送网(optical transport network,OTN)。一个OTN通常由多个设备通过光纤连接而成,可以根据具体需要组成如线型、环形和网状等不同的拓扑类型。如图1所示的OTN 100由8个OTN设备101组成,即设备A-H。其中,102指示光纤,用于连接两个设备;103指示客户业务接口,用于接收或发送客户业务数据。如图1所示,OTN100用于为客户设备1-3传输业务数据。客户设备通过客户业务接口跟OTN的设备 相连。例如,图1中,客户设备1-3分别和OTN设备A,H和F相连。Figure 1 is a schematic diagram of a possible application scenario according to the embodiment of the present application. As shown in Figure 1, embodiments of the present application are applicable to optical networks, such as optical transport networks (optical transport network, OTN). An OTN is usually composed of multiple devices connected through optical fibers, and can be formed into different topology types such as linear, ring, and mesh according to specific needs. The OTN 100 shown in Figure 1 consists of 8 OTN devices 101, namely device AH. Among them, 102 indicates the optical fiber, used to connect two devices; 103 indicates the customer service interface, used to receive or send customer service data. As shown in Figure 1, OTN100 is used to transmit service data for client devices 1-3. Customer equipment communicates with OTN equipment through customer service interfaces connected. For example, in Figure 1, client devices 1-3 are connected to OTN devices A, H and F respectively.
根据实际的需要,一个OTN设备可能具备不同的功能。一般地来说,OTN设备分为光层设备、电层设备以及光电混合设备。光层设备指的是能够处理光层信号的设备,例如:光放大器(optical amplifier,OA)、光分插复用器(optical add-drop multiplexer,OADM)。OA也可被称为光线路放大器(optical line amplifier,OLA),主要用于对光信号进行放大,以支持在保证光信号的特定性能的前提下传输更远的距离。OADM用于对光信号进行空间的变换,从而使其可以从不同的输出端口(有时也称为方向)输出。电层设备指的是能够处理电层信号的设备,例如:能够处理OTN信号的设备。光电混合设备指的是具备处理光层信号和电层信号能力的设备。需要说明的是,根据具体的集成需要,一个OTN设备可以集合多种不同的功能。本申请提供的技术方案适用于不同形态和集成度的包含电层功能的OTN设备。Depending on actual needs, an OTN device may have different functions. Generally speaking, OTN equipment is divided into optical layer equipment, electrical layer equipment and optical and electrical hybrid equipment. Optical layer equipment refers to equipment that can process optical layer signals, such as: optical amplifier (optical amplifier, OA), optical add-drop multiplexer (optical add-drop multiplexer, OADM). OA, also known as optical line amplifier (OLA), is mainly used to amplify optical signals to support transmission over longer distances while ensuring specific performance of optical signals. OADM is used to spatially transform optical signals so that they can be output from different output ports (sometimes called directions). Electrical layer equipment refers to equipment that can process electrical layer signals, such as equipment that can process OTN signals. Optoelectronic hybrid equipment refers to equipment that has the ability to process optical layer signals and electrical layer signals. It should be noted that, depending on specific integration needs, an OTN device can integrate a variety of different functions. The technical solution provided in this application is suitable for OTN equipment containing electrical layer functions of different forms and integration levels.
需要说明的是,本申请实施例中的OTN设备使用的数据帧结构是OTN帧,用于承载各种业务数据,并提供丰富的管理和监控功能。It should be noted that the data frame structure used by the OTN device in the embodiment of this application is an OTN frame, which is used to carry various business data and provide rich management and monitoring functions.
需要说明的是,OTN帧可以是光数据单元帧(Optical Data Unit k,ODUk)、ODUCn、ODUflex,或者光通道传输单元k(optical transport unit k,OTUk),OTUCn,或者灵活OTN(FlexO)帧等。其中,OTU帧包括ODU帧和OTU开销。k代表不同的速率等级,例如,k=1表示2.5Gbps,k=4表示100Gbps;Cn表示可变速率,具体为100Gbps的正整数倍的速率。It should be noted that the OTN frame can be an optical data unit frame (Optical Data Unit k, ODUk), ODUCn, ODUflex, or an optical channel transmission unit k (optical transport unit k, OTUk), OTUCn, or a flexible OTN (FlexO) frame wait. Among them, the OTU frame includes the ODU frame and OTU overhead. k represents different rate levels, for example, k=1 represents 2.5Gbps, k=4 represents 100Gbps; Cn represents a variable rate, specifically a rate that is a positive integer multiple of 100Gbps.
需要说明的是,ODU帧指的是ODUk、ODUCn或ODUflex的任意一种,OTU帧指的是OTUk、OTUCn或者FlexO的任意一种。还需要说明的是,随着OTN技术发展,可能定义出新的类型的OTN帧,也适用于本申请。It should be noted that the ODU frame refers to any one of ODUk, ODUCn or ODUflex, and the OTU frame refers to any one of OTUk, OTUCn or FlexO. It should also be noted that with the development of OTN technology, new types of OTN frames may be defined, which are also applicable to this application.
图2为一种可能的网络设备硬件结构示意图。例如,该网络设备可以是图1中的设备A。如图2所示,OTN设备200包括支路板201、交叉板202、线路板203、光层处理单板(图中未示出)以及系统控制和通信类单板204。根据具体的需要,网络设备包含的单板类型和数量可能不相同。例如,作为核心节点的网络设备没有支路板201。又如,作为边缘节点的网络设备有多个支路板201,或者没有光交叉板202。再如,只支持电层功能的网络设备可能没有光层处理单板。Figure 2 is a schematic diagram of a possible network device hardware structure. For example, the network device may be device A in Figure 1. As shown in Figure 2, the OTN device 200 includes a tributary board 201, a cross-connect board 202, a circuit board 203, an optical layer processing board (not shown in the figure), and a system control and communication board 204. Depending on specific needs, network equipment may contain different types and numbers of boards. For example, a network device serving as a core node does not have a tributary board 201 . For another example, a network device serving as an edge node has multiple tributary boards 201 or no optical cross-connect board 202 . For another example, network equipment that only supports electrical layer functions may not have optical layer processing boards.
支路板201、交叉板202和线路板203用于处理OTN的电层信号。其中,支路板201用于实现各种客户业务的接收和发送,例如SDH业务、分组业务、以太网业务和前传业务等。更进一步地,支路板201可以划分为客户侧光收发模块和信号处理器。其中,客户侧光收发模块也可以称为光收发器,用于接收和/或发送业务数据。信号处理器用于实现对业务数据到数据帧的映射和解映射处理。交叉板202用于实现数据帧的交换,完成一种或多种类型的数据帧的交换。线路板203主要实现线路侧数据帧的处理。具体地,线路板203可以划分为线路侧光模块和信号处理器。其中,线路侧光模块可以称为光收发器,用于接收和/或发送数据帧。信号处理器用于实现对线路侧的数据帧的复用和解复用,或者映射和解映射处理。系统控制和通信类单板204用于实现系统控制。具体地,可以从不同的单板收集信息,或将控制指令发送到对应的单板上去。The branch board 201, the cross-connect board 202 and the circuit board 203 are used to process the electrical layer signals of the OTN. Among them, the tributary board 201 is used to realize the reception and transmission of various customer services, such as SDH services, packet services, Ethernet services and fronthaul services. Furthermore, the tributary board 201 can be divided into a client-side optical transceiver module and a signal processor. Among them, the client-side optical transceiver module can also be called an optical transceiver and is used to receive and/or send service data. The signal processor is used to implement mapping and demapping of business data to data frames. The cross-connect board 202 is used to realize the exchange of data frames and complete the exchange of one or more types of data frames. The circuit board 203 mainly implements the processing of line-side data frames. Specifically, the circuit board 203 can be divided into a line-side optical module and a signal processor. Among them, the line side optical module can be called an optical transceiver and is used to receive and/or send data frames. The signal processor is used to implement multiplexing and demultiplexing, or mapping and demapping processing of data frames on the line side. The system control and communication single board 204 is used to implement system control. Specifically, information can be collected from different boards, or control instructions can be sent to the corresponding boards.
需要说明的是,除非特殊说明,具体的组件(例如信号处理器)可以是一个或多个,本申请不做限制。It should be noted that, unless otherwise specified, a specific component (such as a signal processor) may be one or more, and is not limited in this application.
需要说明的是,对设备包含的单板类型以及单板的功能设计和数量,本申请不做任何限制。It should be noted that this application does not impose any restrictions on the types of boards included in the equipment, as well as the functional design and quantity of the boards.
需要说明的是,在具体的实现中,上述两个单板也可能设计为一个单板。此外,网络设备还可能包括用于备用的电源、用于散热的风扇等。It should be noted that in specific implementation, the above two single boards may also be designed as one single board. In addition, network equipment may also include power supplies for backup, fans for cooling, etc.
需要说明的是,以上内容是对本申请实施例提供的数据传输方法的应用场景的示例性说明,并不构成对于数据传输方法的应用场景的限定,本领域普通技术人员可知,随着业务需求的改变,其应用场景可以根据应用需求进行调整,本申请实施例对其不做一一列举。It should be noted that the above content is an exemplary description of the application scenarios of the data transmission method provided by the embodiment of the present application, and does not constitute a limitation on the application scenarios of the data transmission method. Persons of ordinary skill in the art will know that as business needs evolve, Changes and application scenarios can be adjusted according to application requirements, and the embodiments of this application do not list them one by one.
图3为一种OTN帧的帧结构的示意图。如图3所示,OTN帧为一种4行多列的帧结构,包括开销区和净荷区。需要说明的是,一些OTN帧结构还包含前向纠错(Forward Error Correction,FEC)区域。具体地,OTN帧结构可以参考目前ITU-T中相关描述,这里不再赘述。应理解,上述对OTN帧结构的描述仅是一个示例。其他变形的OTN帧也适用于本申请。例如,不包含FEC区域的OTN帧。又如,行数和列数跟OTN帧不同的帧结构。将OTN帧的净荷区进行划分,使其包含多个净荷块(Payload Block,PB)。每个PB占据净荷区中固定长度(也可以称为大小)的位置,例如128个字节。应理解,PB也可以称作时隙、时隙 块或时间片等,本申请对其名称不做约束。为了便于介绍,下文统一用时隙块来表示PB。Figure 3 is a schematic diagram of the frame structure of an OTN frame. As shown in Figure 3, the OTN frame is a frame structure with four rows and multiple columns, including an overhead area and a payload area. It should be noted that some OTN frame structures also include Forward Error Correction (FEC) areas. Specifically, the OTN frame structure can refer to the relevant descriptions in the current ITU-T, which will not be described again here. It should be understood that the above description of the OTN frame structure is only an example. Other deformed OTN frames are also applicable to this application. For example, OTN frames that do not contain the FEC area. Another example is a frame structure with a different number of rows and columns than an OTN frame. Divide the payload area of the OTN frame to include multiple payload blocks (Payload Block, PB). Each PB occupies a fixed-length (also called size) position in the payload area, such as 128 bytes. It should be understood that PB can also be called time slot, time slot Blocks or time slices, etc., this application does not impose restrictions on their names. For ease of introduction, time slot blocks are used to represent PB in the following text.
示例性地,OTN帧可能包括的开销如下述表1所示。For example, the overhead that an OTN frame may include is shown in Table 1 below.
表1
Table 1
图4为本申请实施例中数据传输方法的一种流程示意图。Figure 4 is a schematic flowchart of a data transmission method in an embodiment of the present application.
401、将数据映射到数据帧。401. Map data to data frame.
本实施例中,数据帧包括多个时隙块,每个时隙块包括指示比特和字节。指示比特用于指示指定时隙块中字节所承载对象的类型。字节承载的对象包括数据和填充(stuff)中的至少一个。应理解,填充指的是除数据之外的其他类型信息,具体本申请不做限定。例如,填充可以是随机信息。又例如,填充也可以是固定图样的信息。再例如,填充也可以是具有固定约束的信息,如具有纠错、检错能力的序列。还例如,填充也可以是部分是随机信息,部分是固定图样的信息。In this embodiment, the data frame includes multiple time slot blocks, and each time slot block includes indication bits and bytes. The indication bit is used to indicate the type of object carried by the bytes in the specified slot block. The object carried by bytes includes at least one of data and stuff. It should be understood that filling refers to other types of information besides data, which is not specifically limited in this application. For example, the padding can be random information. For another example, the filling can also be information of a fixed pattern. For another example, padding can also be information with fixed constraints, such as a sequence with error correction and error detection capabilities. For another example, the filling may be partly random information and partly fixed pattern information.
该数据帧具体可以是OTN帧,下面介绍本申请提供几种OTN帧的结构。The data frame may specifically be an OTN frame. The structure of several OTN frames provided by this application will be introduced below.
考虑OPU0帧,频偏为±20ppm,标称(nominal)速率为238/239×1244.160Mbits/s≈1238.95431Mbits/s,最小速率为1238.95431Mbits/s×(1-20×10-6)≈1238.929531Mbits/s。考虑一种信号标称速率为10Mbits/s的分组(packet)业务,频偏为±100ppm,进行64B/66B编码后的 最大速率为10Mbits/s×(1+100×10-6)×(66/64)≈10.31353125Mbits/s。由于(1238.929531Mbits/s)/(10.31353125Mbits/s)≈120.1。此时,考虑传输效率,时隙数目采用119或120是一种较好选择。Considering the OPU0 frame, the frequency offset is ±20ppm, the nominal rate is 238/239×1244.160Mbits/s≈1238.95431Mbits/s, and the minimum rate is 1238.95431Mbits/s×(1-20×10 -6 )≈1238.929531 Mbits/s. Consider a packet service with a nominal signal rate of 10Mbits/s, a frequency offset of ±100ppm, and 64B/66B encoding. The maximum rate is 10Mbits/s×(1+100×10 -6 )×(66/64)≈10.31353125Mbits/s. Since (1238.929531Mbits/s)/(10.31353125Mbits/s)≈120.1. At this time, considering transmission efficiency, it is a better choice to use 119 or 120 timeslots.
图5为本申请提供的一种OTN帧的结构示意图。如图5所示,其OPU帧包括119个时隙,每个时隙承载10M业务,如所图5中的TS#1,TS#2,…,TS#119。本申请中,时隙#i承载一个长度V+8B比特的时隙块,包含V个指示比特和B个字节,其下一个时隙是时隙#i+1。时隙#119之后的时隙是时隙#1。定义一个时隙周期包含连续的119个时隙块。如图5所示,第一个时隙#1承载着某一业务流的一个V+8B比特,第二个时隙#1承载着某一业务流的下一个V+8B比特。相同时隙承载来自同一业务流的数据或填充。Figure 5 is a schematic structural diagram of an OTN frame provided by this application. As shown in Figure 5, its OPU frame includes 119 time slots, each time slot carries 10M services, such as TS#1, TS#2,..., TS#119 in Figure 5. In this application, time slot #i carries a time slot block of length V+8B bits, including V indicator bits and B bytes, and the next time slot is time slot #i+1. The slot after slot #119 is slot #1. A slot cycle is defined to consist of 119 consecutive blocks of slots. As shown in Figure 5, the first time slot #1 carries a V+8B bit of a certain service flow, and the second time slot #1 carries the next V+8B bit of a certain service flow. The same time slot carries data or padding from the same service flow.
图6为本申请提供的一种OTN帧的结构示意图。如图6所示,其OPU帧包括120个时隙,每个时隙承载10M业务,如所图6中的TS#1,TS#2,…,TS#120。本申请中,时隙#i承载一个长度V+8B比特的时隙块,包含V个指示比特和B个字节,其下一个时隙是时隙#i+1。时隙#120之后的时隙是时隙#1。定义一个时隙周期包含连续的120个时隙块。如图6所示,第一个时隙#1承载着某一业务流的一个V+8B比特,第二个时隙#1承载着某一业务流的下一个V+8B比特。相同时隙承载来自同一业务流的数据或填充。图6所示的OTN帧承载的业务速率比图5的更高。Figure 6 is a schematic structural diagram of an OTN frame provided by this application. As shown in Figure 6, its OPU frame includes 120 time slots, each time slot carries 10M services, such as TS#1, TS#2,..., TS#120 in Figure 6. In this application, time slot #i carries a time slot block of length V+8B bits, including V indicator bits and B bytes, and the next time slot is time slot #i+1. The slot after slot #120 is slot #1. A slot cycle is defined to consist of a continuous block of 120 slots. As shown in Figure 6, the first time slot #1 carries a V+8B bit of a certain service flow, and the second time slot #1 carries the next V+8B bit of a certain service flow. The same time slot carries data or padding from the same service flow. The OTN frame shown in Figure 6 carries a higher service rate than that in Figure 5.
需要说明的是,如果考虑一种信号标称速率为10Mbits/s的分组(packet)业务,频偏为±100ppm,进行64B/66B编码后还进行了更高效的线路编码(transcode)操作,如256B/257B编码,此时最小速率为10Mbits/s×(1+100×10-6)×(257/256)≈10.04006641Mbits/s。由于(1238.929531Mbits/s)/(10.04006641Mbits/s)≈123.4。此时,OPU0帧所能承载的时隙块个数不超过123。此时数据帧结构可参考上述图5和图6,在此不再赘述。基于上述实际业务速率和OPU帧速率的约束,本申请实施例OTN帧中考虑时隙数目可为119,120,121,122和123中的一种,其具体实现方式可根据本实施例进行简单扩展,其为本领域普通技术人员可知,此处不再赘述。It should be noted that if we consider a packet service with a nominal signal rate of 10Mbits/s and a frequency offset of ±100ppm, a more efficient line coding (transcode) operation is performed after 64B/66B encoding, such as 256B/257B encoding, the minimum rate at this time is 10Mbits/s×(1+100×10 -6 )×(257/256)≈10.04006641Mbits/s. Since (1238.929531Mbits/s)/(10.04006641Mbits/s)≈123.4. At this time, the number of time slot blocks that the OPU0 frame can carry does not exceed 123. At this time, the data frame structure can be referred to the above-mentioned Figure 5 and Figure 6, and will not be described again here. Based on the above constraints of the actual service rate and OPU frame rate, the number of time slots considered in the OTN frame in the embodiment of this application can be one of 119, 120, 121, 122 and 123. The specific implementation method can be simply extended according to this embodiment, which is the best method in this field. It is known to ordinary skilled persons and will not be described in detail here.
402、发送数据帧。402. Send data frame.
应理解,上述图4所示的实施例介绍了发送端的处理流程。对于接收端来说,接收端接收发送端发送的数据帧,进而对数据帧进行解映射得到数据。其中,解映射可以理解为映射的逆操作,此处不再赘述。It should be understood that the above embodiment shown in Figure 4 introduces the processing flow of the sending end. For the receiving end, the receiving end receives the data frame sent by the sending end, and then demaps the data frame to obtain the data. Among them, demapping can be understood as the inverse operation of mapping, which will not be described again here.
需要说明的是,本申请提供的数据帧的设计方案具体可以分为两种,下面将分别进行介绍。It should be noted that the design scheme of the data frame provided by this application can be divided into two types, which will be introduced respectively below.
方案1:数据帧包括多个时隙块,每个时隙块包括V个指示比特和B个字节,整数V≥2,整数B≥1。B个字节承载的对象包括数据和填充中的至少一个。V个指示比特的其中两个指示比特之间间隔的比特数大于或等于8。V个指示比特为N个预设的比特序列中的一种,N个预设的比特序列中任意两个比特序列的汉明距离大于或等于2,整数N≥2。每个预设的比特序列用于指示B个字节所承载对象的类型。B个字节所承载对象的类型为如下情况的其中一种:(1)B个字节承载的对象都是数据;(2)B个字节承载的对象都是填充;(3)B个字节承载的对象包括数据和填充。Scheme 1: The data frame includes multiple time slot blocks, each time slot block includes V indicator bits and B bytes, integer V≥2, integer B≥1. The object carried by B bytes includes at least one of data and padding. The number of bits spaced between two of the V indication bits is greater than or equal to 8. The V indicator bits are one of N preset bit sequences. The Hamming distance of any two bit sequences among the N preset bit sequences is greater than or equal to 2, and the integer N≥2. Each preset bit sequence is used to indicate the type of object carried by B bytes. The type of objects carried by B bytes is one of the following situations: (1) The objects carried by B bytes are all data; (2) The objects carried by B bytes are all padding; (3) Bytes carry objects including data and padding.
应理解,针对于B个字节承载的对象包括数据和填充的情况,在某一个字节中全部比特可以都用于承载数据,也可以都用于承载填充。或者,在某一个字节中部分比特用于承载数据,另一个部分比特用于承载填充。It should be understood that for the case where the object carried by B bytes includes data and padding, all the bits in a certain byte may be used to carry data, or all the bits may be used to carry padding. Or, some bits in a byte are used to carry data, and another part of the bits are used to carry padding.
需要说明的是,在N个预设的比特序列中,每个比特序列的长度都是V个比特。汉明距离表示两个比特序列对应比特不同的位置个数,其为本领域普通技术人员可知,此处不再赘述。例如,比特序列1为10,比特序列2为01,则比特序列1与比特序列2的汉明距离为2。又例如,比特序列1为101,比特序列2为010,则比特序列1与比特序列2的汉明距离为3。It should be noted that among the N preset bit sequences, the length of each bit sequence is V bits. The Hamming distance represents the number of positions where corresponding bits in two bit sequences are different, which is known to those of ordinary skill in the art and will not be described in detail here. For example, if bit sequence 1 is 10 and bit sequence 2 is 01, then the Hamming distance between bit sequence 1 and bit sequence 2 is 2. For another example, if bit sequence 1 is 101 and bit sequence 2 is 010, then the Hamming distance between bit sequence 1 and bit sequence 2 is 3.
在一种可能的实施方式中,V=2,N=2;2个预设的比特序列分别为00和11,或者,2个预设的比特序列分别为01和10。在另一种可能的实施方式中,V=3,N=2;2个预设的比特序列分别为000和111,或者,2个预设的比特序列分别为110和001,或者,2个预设的比特序列分别为101和010,或者,2个预设的比特序列分别为011和100。In a possible implementation, V=2, N=2; the two preset bit sequences are 00 and 11 respectively, or the two preset bit sequences are 01 and 10 respectively. In another possible implementation, V=3, N=2; the 2 preset bit sequences are 000 and 111 respectively, or the 2 preset bit sequences are 110 and 001 respectively, or 2 The preset bit sequences are 101 and 010 respectively, or the two preset bit sequences are 011 and 100 respectively.
需要说明的是,在一些具体实施例中,当B个字节所承载对象不全为数据时,B个字节所承载的数据具体数量是固定的,此时B个字节所承载的数据和填充之间的配比关系是有约束的。作为一个示例,B个字节 所承载对象的类型只能是如下两种情况的其中一种:(1)B个字节承载的对象都是数据。(2)B个字节承载的对象都是填充。作为另一个示例,B个字节所承载对象的类型只能是如下两种情况的其中一种:(1)B个字节承载的对象都是数据。(2)B个字节承载的对象包括固定数量的数据和填充。It should be noted that in some specific embodiments, when the objects carried by B bytes are not all data, the specific amount of data carried by B bytes is fixed. At this time, the data carried by B bytes and The matching relationship between fillings is constrained. As an example, B bytes The type of object carried can only be one of the following two situations: (1) The objects carried by B bytes are all data. (2) The objects carried by B bytes are all filled. As another example, the type of object carried by B bytes can only be one of the following two situations: (1) The objects carried by B bytes are all data. (2) The object carried by B bytes includes a fixed amount of data and padding.
在一些可能的实施方式中,B的取值为8、16、24、32、48或64,V的取值为2或3。本申请在设计B的取值时,可以基于业务传输的最大允许抖动来进行取值的。示例性的,对于光业务单元(Optical Service Unit,OSU)定位于10M粒度业务传输,通常要保证业务在传输路径上不能存在过大的抖动以及高品质业务要求端到端(以20站为例)的传输时延抖动不应大于500us。B的取值将决定10M粒度业务的传输抖动和传输时延,结合芯片的实现代价,B的取值可以为8、16、24、32。在一些时延抖动要求不苛刻场景,也可将B的取值扩展到48,64等。给定B和V的取值,时隙块的比特长度为V+8×B,对应的开销为同时,给定B的取值,V的取值越大,时隙块的开销越大。在设计B和V的取值时,需要同时考虑开销,抖动和时延的有效折中。In some possible implementations, the value of B is 8, 16, 24, 32, 48 or 64, and the value of V is 2 or 3. When designing the value of B in this application, the value can be determined based on the maximum allowable jitter of service transmission. For example, for an optical service unit (OSU) positioned for 10M granular service transmission, it is usually necessary to ensure that the service does not have excessive jitter on the transmission path and that high-quality services require end-to-end (taking 20 stations as an example) ) transmission delay jitter should not be greater than 500us. The value of B will determine the transmission jitter and transmission delay of the 10M granularity service. Combined with the implementation cost of the chip, the value of B can be 8, 16, 24, or 32. In some scenarios where the delay and jitter requirements are not strict, the value of B can also be extended to 48, 64, etc. Given the values of B and V, the bit length of the slot block is V+8×B, and the corresponding overhead is At the same time, given the value of B, the larger the value of V, the greater the overhead of the slot block. When designing the values of B and V, it is necessary to consider the effective trade-off between overhead, jitter and delay.
具体地,V个指示比特可用于指示B个字节承载的数据的数量和/或填充的数量和/或数据的位置和/或填充的位置。也就是说,V个指示比特可以指示B个字节中具体有多少比特用于承载数据、具体有多少比特用于承载填充、具体哪些比特用于承载数据以及具体哪些比特用于承载填充。在一种可能的实施方式中,如果B个字节承载的对象包括数据和填充,则B个字节中用于承载数据的字节位于用于承载填充的字节之前。Specifically, V indication bits may be used to indicate the amount of data and/or the amount of padding and/or the position of data and/or the position of padding carried by B bytes. That is to say, the V indication bits can indicate how many bits among the B bytes are used to carry data, how many bits are used to carry padding, which bits are used to carry data, and which bits are used to carry padding. In a possible implementation, if the object carried by the B bytes includes data and padding, the bytes used to carry the data among the B bytes are located before the bytes used to carry the padding.
需要说明的是,由于V个指示比特的其中两个指示比特之间间隔的比特数大于或等于8,则V个指示比特在时隙块中并不全部连续排放在一起。在OTN帧采用RS(255,239)编码时,包含8个比特的每个RS符号最多包含所述V个指示比特中的部分比特。使得所设计数据传输方法可靠性较高。在一种具体地实施方式中,V个指示比特中任意两个指示比特之间间隔的比特数大于或等于8,以V=3为例,也就是说3个指示比特中任意两个指示比特之间间隔的比特数大于或等于8。在OTN帧采用RS(255,239)编码时,包含8个比特的每个RS符号最多包含所述V个指示比特中的一个比特。由于RS译码基于符号域进行译码,当译码错一个RS符号时,最多会影响到一个指示比特。考虑到N个预设的第一指示序列中任意两个比特序列的汉明距离大于或等于2,一个指示比特出错时可以被检测出来,使得所设计数据传输方法可靠性更高。It should be noted that, since the number of bits separated between two of the V indication bits is greater than or equal to 8, the V indication bits are not all arranged continuously together in the time slot block. When the OTN frame adopts RS (255, 239) encoding, each RS symbol including 8 bits includes at most some of the V indication bits. This makes the designed data transmission method highly reliable. In a specific implementation manner, the number of bits separated between any two indication bits among the V indication bits is greater than or equal to 8. Taking V=3 as an example, that is to say, any two indication bits among the three indication bits The number of bits between them is greater than or equal to 8. When the OTN frame adopts RS (255, 239) encoding, each RS symbol including 8 bits includes at most one bit among the V indication bits. Since RS decoding is based on the symbol domain, when an RS symbol is decoded incorrectly, at most one indicator bit will be affected. Considering that the Hamming distance of any two bit sequences in the N preset first indication sequences is greater than or equal to 2, an error in one indication bit can be detected, making the designed data transmission method more reliable.
需要说明的是,对于一些OTN帧,每行的字节采用16个并行RS(255,239)编码,详细可参考目前ITU-T协议中相关描述。此时,可以通过选取合适的V和B取值,可以使得在同一个RS码字最多包含所述V个指示比特中的1个比特。此时,当对一个RS码字进行RS译码出错时,最多会影响到一个指示比特,使得所设计数据传输方法可靠性更高。It should be noted that for some OTN frames, the bytes in each row are encoded using 16 parallel RS (255,239). For details, please refer to the relevant descriptions in the current ITU-T protocol. At this time, by selecting appropriate values of V and B, the same RS codeword can contain at most 1 bit among the V indication bits. At this time, when an RS decoding error occurs for an RS codeword, at most one indicator bit will be affected, making the designed data transmission method more reliable.
下面介绍V个指示比特分布位置的几种具体实施方式,以使得指示比特可以均匀分布在数据帧中。应理解,下述各实施方式中某两个指示比特之间间隔的字节数量只是一些示例,在实际应用中,某两个指示比特之间间隔任意非零数量的字节都是可行的。Several specific implementations of the distribution positions of the V indication bits are introduced below, so that the indication bits can be evenly distributed in the data frame. It should be understood that the number of bytes spaced between two indication bits in the following implementations is just some examples. In practical applications, any non-zero number of bytes spaced between two indication bits is feasible.
实施方式1:V=2,2个指示比特之间间隔或者个字节,其中,表示对实数a进行向下取整,表示对实数a进行向上取整。Embodiment 1: V=2, interval between 2 indication bits or bytes, among which, means rounding down the real number a, Indicates rounding up the real number a.
图7为本申请中时隙块的第一种结构示意图。如图7所示,时隙块长度为130比特,每个时隙块对应1个时隙。每个时隙块的结构包括V=2个指示比特和B=16个字节。2个指示比特为第一指示比特和第二指示比特。第一指示比特在时隙块的第一个比特位置,第二指示比特与第一指示比特间隔8个字节。Figure 7 is a schematic structural diagram of the first time slot block in this application. As shown in Figure 7, the time slot block length is 130 bits, and each time slot block corresponds to 1 time slot. The structure of each slot block includes V=2 indication bits and B=16 bytes. The two indication bits are the first indication bit and the second indication bit. The first indication bit is at the first bit position of the time slot block, and the second indication bit is separated from the first indication bit by 8 bytes.
实施方式2:V=2,2个指示比特分别在时隙块的第一个比特位置和最后一个比特位置。Embodiment 2: V=2, the two indicator bits are respectively at the first bit position and the last bit position of the time slot block.
图8为本申请中时隙块的第二种结构示意图。如图8所示,时隙块长度为130比特,每个时隙块对应1个时隙。每个时隙块的结构包括V=2个指示比特和B=16个字节。2个指示比特为第一指示比特和第二指示比特。第一指示比特在时隙块的第一个比特位置,第二指示比特在时隙块的最后一个比特位置。Figure 8 is a schematic diagram of the second structure of the time slot block in this application. As shown in Figure 8, the time slot block length is 130 bits, and each time slot block corresponds to 1 time slot. The structure of each slot block includes V=2 indication bits and B=16 bytes. The two indication bits are the first indication bit and the second indication bit. The first indication bit is at the first bit position of the slot block, and the second indication bit is at the last bit position of the slot block.
实施方式3:V=3,第一指示比特在时隙块的第一个比特位置,第二指示比特与第一指示比特之间间隔或者个字节,第三指示比特在时隙块的最后一个比特位置。Embodiment 3: V=3, the first indication bit is at the first bit position of the time slot block, and there is an interval between the second indication bit and the first indication bit. or Bytes, the third indicator bit is in the last bit position of the slot block.
图9为本申请中时隙块的第三种结构示意图。如图9所示,时隙块长度为195比特,每个时隙块对应1个时隙。每个时隙块的结构包括V=3个指示比特和B=24个字节。3个指示比特为第一指示比特、第二 指示比特和第三指示比特。第一指示比特在时隙块的第一个比特位置,第二指示比特与第一指示比特间隔12个字节,第三指示比特在时隙块的最后一个比特位置。Figure 9 is a third structural schematic diagram of the time slot block in this application. As shown in Figure 9, the time slot block length is 195 bits, and each time slot block corresponds to 1 time slot. The structure of each slot block includes V=3 indication bits and B=24 bytes. The three indication bits are the first indication bit, the second indication bit and a third indication bit. The first indication bit is at the first bit position of the time slot block, the second indication bit is 12 bytes away from the first indication bit, and the third indication bit is at the last bit position of the time slot block.
实施方式4:V=3,第一指示比特在时隙块的第一个比特位置,第二指示比特在时隙块的第二个比特位置,第三指示比特在时隙块的最后一个比特位置。Embodiment 4: V=3, the first indication bit is at the first bit position of the slot block, the second indication bit is at the second bit position of the slot block, and the third indication bit is at the last bit of the slot block Location.
图10为本申请中时隙块的第四种结构示意图。如图10所示,时隙块长度为195比特,每个时隙块对应1个时隙。每个时隙块的结构包括V=3个指示比特和B=24个字节。3个指示比特为第一指示比特、第二指示比特和第三指示比特。第一指示比特在时隙块的第一个比特位置,第二指示比特在时隙块的第二个比特位置,第三指示比特在时隙块的最后一个比特位置。Figure 10 is a schematic diagram of the fourth structure of the time slot block in this application. As shown in Figure 10, the time slot block length is 195 bits, and each time slot block corresponds to 1 time slot. The structure of each slot block includes V=3 indication bits and B=24 bytes. The three indication bits are the first indication bit, the second indication bit and the third indication bit. The first indication bit is at the first bit position of the time slot block, the second indication bit is at the second bit position of the time slot block, and the third indication bit is at the last bit position of the time slot block.
实施方式5:V=3,第一指示比特在时隙块的第一个比特位置,第二指示比特在时隙块的第二个比特位置,第三指示比特与第二指示比特之间间隔或者个字节。Embodiment 5: V=3, the first indication bit is at the first bit position of the slot block, the second indication bit is at the second bit position of the slot block, and there is an interval between the third indication bit and the second indication bit. or bytes.
图11为本申请中时隙块的第五种结构示意图。如图11所示,时隙块长度为195比特,每个时隙块对应1个时隙。每个时隙块的结构包括V=3个指示比特和B=24个字节。3个指示比特为第一指示比特、第二指示比特和第三指示比特。第一指示比特在时隙块的第一个比特位置,第二指示比特在时隙块的第二个比特位置,三指示比特与第二指示比特之间间隔12个字节。Figure 11 is a schematic diagram of the fifth structure of the time slot block in this application. As shown in Figure 11, the time slot block length is 195 bits, and each time slot block corresponds to 1 time slot. The structure of each slot block includes V=3 indication bits and B=24 bytes. The three indication bits are the first indication bit, the second indication bit and the third indication bit. The first indication bit is in the first bit position of the time slot block, the second indication bit is in the second bit position of the time slot block, and there is an interval of 12 bytes between the third indication bit and the second indication bit.
实施方式6:V=3,第一指示比特在时隙块的第一个比特位置,第二指示比特与第一指示比特之间间隔B个字节,第三指示比特在时隙块的最后一个比特位置。Embodiment 6: V=3, the first indication bit is at the first bit position of the time slot block, the second indication bit is separated from the first indication bit by B bytes, and the third indication bit is at the end of the time slot block. a bit position.
图12为本申请中时隙块的第六种结构示意图。如图12所示,时隙块长度为195比特,每个时隙块对应1个时隙。每个时隙块的结构包括V=3个指示比特和B=24个字节。3个指示比特为第一指示比特、第二指示比特和第三指示比特。第一指示比特在时隙块的第一个比特位置,第二指示比特与第一指示比特之间间隔24个字节,第三指示比特在时隙块的最后一个比特位置。Figure 12 is a schematic diagram of the sixth structure of the time slot block in this application. As shown in Figure 12, the time slot block length is 195 bits, and each time slot block corresponds to 1 time slot. The structure of each slot block includes V=3 indication bits and B=24 bytes. The three indication bits are the first indication bit, the second indication bit and the third indication bit. The first indication bit is at the first bit position of the time slot block, the second indication bit is spaced 24 bytes from the first indication bit, and the third indication bit is at the last bit position of the time slot block.
需要说明的是,当B个字节承载的对象包括填充时,B个字节中用于承载填充的部分比特为预设的指示序列中的一种,其中,指示序列包括多个比特。也就是说,B个字节中用于承载填充的部分比特可以作为指示序列,指示序列可以与指示比特结合起来指示B个字节所承载对象的类型。更具体地,指示序列可用于指示B个字节承载的对象中数据的数量和/或填充的数量和/或数据的位置和/或填充的位置。应理解,指示序列可以占用一个填充的部分或全部比特,或者,指示序列也可以占用多个填充的比特。It should be noted that when the object carried by the B bytes includes padding, some of the bits used to carry the padding in the B bytes are one of the preset indication sequences, where the indication sequence includes multiple bits. That is to say, some of the bits used to carry padding in the B bytes can be used as an indication sequence, and the indication sequence can be combined with the indication bits to indicate the type of object carried by the B bytes. More specifically, the indication sequence may be used to indicate the amount of data and/or the amount of padding and/or the location of data and/or the location of padding in the object carried by B bytes. It should be understood that the indication sequence may occupy part or all of one padding bit, or the indication sequence may also occupy multiple padding bits.
下面介绍时隙块包括指示序列的几种具体示例。为了便于区分,下面几个示例中将两个指示比特分别记为第一指示比特和第二指示比特,将指示序列记为第三指示序列。Several specific examples in which the time slot block includes an indication sequence are introduced below. In order to facilitate distinction, in the following examples, the two indication bits are respectively recorded as the first indication bit and the second indication bit, and the indication sequence is recorded as the third indication sequence.
图13为本申请中时隙块的第七种结构示意图。如图13所示,当第一指示比特和第二指示比特分别为0和1时,字节1-16承载的对象全为业务数据。当第一指示比特和第二指示比特分别为1和0时,字节1-16承载的对象不全为业务数据。需要说明的是,在一些具体实施例中,也可以是当第一指示比特和第二指示比特分别为1和0时,字节1-16承载的对象全为业务数据。当第一指示比特和第二指示比特分别为0和1时,字节1-16承载的对象不全为业务数据。其具体实现方式可根据本实施例进行简单扩展,其为本领域普通技术人员可知,此处不再赘述。Figure 13 is a schematic diagram of the seventh structure of the time slot block in this application. As shown in Figure 13, when the first indication bit and the second indication bit are 0 and 1 respectively, the objects carried by bytes 1-16 are all service data. When the first indication bit and the second indication bit are 1 and 0 respectively, not all objects carried by bytes 1-16 are service data. It should be noted that in some specific embodiments, when the first indication bit and the second indication bit are 1 and 0 respectively, the objects carried by bytes 1-16 are all service data. When the first indication bit and the second indication bit are 0 and 1 respectively, not all objects carried by bytes 1-16 are service data. The specific implementation method can be simply extended according to this embodiment, which is known to those of ordinary skill in the art and will not be described again here.
2个指示比特为2个预设的比特序列中的一种,其中1个预设的比特序列用于指示16个字节承载的对象全为数据,另1个预设的比特序列用于指示16个字节承载的对象不全为数据。更具体的,16个字节承载的对象不全为数据为如下情况中一种:(1)所述B个字节承载的对象全为填充;(2)所述B个字节承载的对象为数据和填充。需要说明的是,所述预设的比特序列的类型认为是属于填充。The 2 indication bits are one of 2 preset bit sequences, of which 1 preset bit sequence is used to indicate that the objects carried by the 16 bytes are all data, and the other 1 preset bit sequence is used to indicate Not all objects carried by 16 bytes are data. More specifically, if the objects carried by the 16 bytes are not all data, it is one of the following situations: (1) the objects carried by the B bytes are all padding; (2) the objects carried by the B bytes are data and padding. It should be noted that the type of the preset bit sequence is considered to be padding.
在16个字节承载的对象不全为数据时,为了更具体指示字节1-16承载的对象类型,字节1作为第三指示序列,其可为16种预设的指示序列{第三指示序列0,第三指示序列1,…,第三指示序列15}中的一种。其中第三指示序列i(0≤i<16)表示字节2-16中共有i个字节的数据,且对于i>0时字节2到字节i+1为数据。在一种具体实现方式下,16种预设的比特序列为(8,4)扩展汉明码的16个码字,其具有纠1比 特错误,检测2比特错误的能力。When the objects carried by the 16 bytes are not all data, in order to more specifically indicate the type of objects carried by bytes 1-16, byte 1 is used as the third indication sequence, which can be 16 preset indication sequences {the third indication Sequence 0, third indication sequence 1,..., one of the third indication sequence 15}. The third indication sequence i (0≤i<16) indicates that there are i bytes of data in bytes 2-16, and when i>0, byte 2 to byte i+1 are data. In a specific implementation, the 16 preset bit sequences are the 16 codewords of (8,4) extended Hamming code, which have a correction ratio of 1 Special error, the ability to detect 2-bit errors.
图14为本申请中时隙块的第八种结构示意图。如图14所示,与上述图13所示时隙块的区别在于,第三指示序列i(0≤i<16)可以表示字节1-16中共有i个字节的数据,且对于i>0时字节(17-i)到字节16总共i个字节为数据。需要说明的是,在一些具体实现方式中,第三指示序列i(0≤i<16)也可以表示字节1-16中共有16-i个字节的填充。这里,第三指示序列(即字节1)的类型认为是属于填充。Figure 14 is a schematic diagram of the eighth structure of the time slot block in this application. As shown in Figure 14, the difference from the time slot block shown in Figure 13 above is that the third indication sequence i (0≤i<16) can represent a total of i bytes of data in bytes 1-16, and for i When >0, a total of i bytes from byte (17-i) to byte 16 are data. It should be noted that in some specific implementations, the third indication sequence i (0≤i<16) may also represent a total of 16-i bytes of padding among bytes 1-16. Here, the type of the third indication sequence (ie, byte 1) is considered to belong to padding.
图15为本申请中时隙块的第九种结构示意图。如图15所示,与上述图13和图14所示时隙块的区别在于,在16个字节承载的对象不全为数据时,为了更具体指示字节1-16承载的对象类型,字节16作为第三指示序列,其可为16种预设的指示序列{第三指示序列0,第三指示序列1,…,第三指示序列15}中的一种。其中第三指示序列i(0≤i<16)表示字节1-16中共有i个字节的数据。Figure 15 is a schematic structural diagram of the ninth time slot block in this application. As shown in Figure 15, the difference from the time slot block shown in Figure 13 and Figure 14 above is that when the objects carried by the 16 bytes are not all data, in order to more specifically indicate the type of objects carried by bytes 1-16, the word Section 16 serves as the third indication sequence, which may be one of 16 preset indication sequences {third indication sequence 0, third indication sequence 1, ..., third indication sequence 15}. The third indication sequence i (0≤i<16) represents a total of i bytes of data in bytes 1-16.
图16为本申请中时隙块的第十种结构示意图。如图16所示,与上述图13所示时隙块的区别在于,第二指示比特位于时隙块的最后一个比特位置。为了更具体指示字节1-16承载的对象类型,字节1作为第三指示序列,其可为16种预设的指示序列{第三指示序列0,第三指示序列1,…,第三指示序列15}中的一种。其中第三指示序列i(0≤i<16)表示字节1-16中共有i个字节的数据,且对于i>0时字节2到字节i+1为数据。需要说明的是,在16个字节承载的对象不全为数据时,为了更具体指示字节1-16承载的对象类型,字节1作为另一指示比特序列,其对应的预设比特序列个数可以是小于16,即{第三指示序列0,第三指示序列1,…,第三指示序列j},其中0≤j<15。Figure 16 is a schematic diagram of the tenth structure of the time slot block in this application. As shown in Figure 16, the difference from the time slot block shown in Figure 13 above is that the second indication bit is located at the last bit position of the time slot block. In order to more specifically indicate the object type carried by bytes 1-16, byte 1 is used as the third indication sequence, which can be 16 preset indication sequences {third indication sequence 0, third indication sequence 1,..., third Indicates one of the sequences 15}. The third indication sequence i (0≤i<16) indicates that there are i bytes of data in bytes 1-16, and when i>0, byte 2 to byte i+1 are data. It should be noted that when the objects carried by the 16 bytes are not all data, in order to more specifically indicate the object type carried by bytes 1-16, byte 1 is used as another indication bit sequence, and its corresponding preset bit sequence is The number may be less than 16, that is, {third indication sequence 0, third indication sequence 1, ..., third indication sequence j}, where 0≤j<15.
需要说明的是,上述图13-图16所示的实施例中第三指示序列i(0≤i<16)为1个字节。当字节1-16承载的对象类型不全为数据时,数据的数量可能为0-15共有16种情况,其可用4个比特来完全表示,为了提供纠错、检错能力,可采用(8,4)扩展汉明码对4个比特进行编码获得8比特长度的序列。在一些具体应用场景,可以采用循环冗余校验码(cyclic redundancy check,CRC)进行编码,如添加3比特长度的CRC,字节1中剩余的1个比特可以用于承载其他信息。需要说明的是,本申请中认为其他信息属于填充,也可以认为其是一种新的类型,本领域普通技术人员可根据上下文知道具体分类,在此不再赘述。It should be noted that in the above embodiments shown in FIGS. 13 to 16 , the third indication sequence i (0≤i<16) is 1 byte. When the object types carried by bytes 1-16 are not all data, the number of data may be 0-15, a total of 16 situations, which can be completely represented by 4 bits. In order to provide error correction and error detection capabilities, (8 ,4) The extended Hamming code encodes 4 bits to obtain an 8-bit length sequence. In some specific application scenarios, cyclic redundancy check (CRC) can be used for encoding, such as adding a 3-bit length CRC, and the remaining 1 bit in byte 1 can be used to carry other information. It should be noted that in this application, other information is considered to be filling, and it can also be considered to be a new type. Those of ordinary skill in the art can know the specific classification according to the context, and will not be described again here.
图17为本申请中时隙块的第十一种结构示意图。如图17所示,在16个字节承载的对象不全为数据时,为了更具体指示字节1-16承载的对象类型,字节1作为第三指示序列,其为2种预设的指示序列{第三指示序列0,第三指示序列1}中的一种。其中第三指示序列0表示字节1-16中数据的数量为0,第三指示序列1表示字节1-16中数据的数量为15个字节,且字节2-16为数据。需要说明的是,在16个字节承载的对象不全为数据时,字节1-16承载的数据数量可以是固定的,此时不一定需要采用第三指示序列来指示字节1-16承载的对象类型。在一些具体实现方式中,在16个字节承载的对象不全为数据时,字节1-16承载的数据数量可以是固定的,仍会在16个字节中不为数据的某几个比特用来指示上述16个字节所承载对象的具体类型,以起到纠正错误或检测错误作用,使得整体传输可靠性更高。Figure 17 is a schematic structural diagram of an eleventh type of time slot block in this application. As shown in Figure 17, when the objects carried by the 16 bytes are not all data, in order to more specifically indicate the object type carried by bytes 1-16, byte 1 is used as the third indication sequence, which is two preset indications. One of the sequences {third indication sequence 0, third indication sequence 1}. The third indication sequence 0 indicates that the number of data in bytes 1-16 is 0, and the third indication sequence 1 indicates that the number of data in bytes 1-16 is 15 bytes, and bytes 2-16 are data. It should be noted that when the objects carried by 16 bytes are not all data, the amount of data carried by bytes 1-16 can be fixed. In this case, it is not necessarily necessary to use a third indication sequence to indicate that bytes 1-16 carry object type. In some specific implementations, when the objects carried by 16 bytes are not all data, the amount of data carried by bytes 1-16 can be fixed, and there will still be some bits of data that are not included in the 16 bytes. Used to indicate the specific type of object carried by the above 16 bytes to correct errors or detect errors, making the overall transmission more reliable.
综合上述图13-图17的实施例可知,时隙块的长度较短为130比特,使得传输时延较低;且开销较小为130/128-1=1.56%。同时每个时隙块中的2个指示比特均匀分布在数据帧中,在OTN帧采用RS(255,239)编码时,包含8个比特的每个RS符号最多包含所述每个时隙块2个指示比特中的一个比特。由于RS译码基于符号域进行译码,当译码错一个RS符号时,最多会影响到一个指示比特。考虑到2个预设的第一指示序列中任意两个比特序列的汉明距离大于或等于2,一个指示比特出错时可以被检测出来,使得所设计数据传输方法可靠性较高。Based on the embodiments of FIGS. 13 to 17 , it can be seen that the length of the time slot block is shorter than 130 bits, resulting in lower transmission delay; and the smaller overhead is 130/128-1=1.56%. At the same time, the 2 indicator bits in each time slot block are evenly distributed in the data frame. When the OTN frame uses RS (255,239) encoding, each RS symbol containing 8 bits contains at most 2 of each time slot block. Indicates one of the bits. Since RS decoding is based on the symbol domain, when an RS symbol is decoded incorrectly, at most one indicator bit will be affected. Considering that the Hamming distance of any two bit sequences in the two preset first indication sequences is greater than or equal to 2, an error in one indication bit can be detected, making the designed data transmission method highly reliable.
下面提供几种时隙块中B个字节全部承载数据或全部承载填充的实施例。The following provides several embodiments in which all B bytes in the time slot block carry data or all carry padding.
图18为本申请中时隙块的第十二种结构示意图。如图18所示,当第一指示比特和第二指示比特分别为1和1时,字节1-16承载的对象全为业务数据。当第一指示比特和第二指示比特分别为0和0时,字节1-16承载的对象全为填充。需要说明的是,在一些具体实施例中,也可以是当第一指示比特和第二指示比特分别为0和0时,字节1-16承载的对象全为数据;当第一指示比特和第二指示比特分别为1和1时,字节1-16承载的对象全为填充。其具体实现方式可根据本实施例进行简单扩展,其为本领域普通技术人员可知,此处不再赘述。Figure 18 is a twelfth structural diagram of a time slot block in this application. As shown in Figure 18, when the first indication bit and the second indication bit are 1 and 1 respectively, the objects carried by bytes 1-16 are all service data. When the first indication bit and the second indication bit are 0 and 0 respectively, the objects carried by bytes 1-16 are all padding. It should be noted that in some specific embodiments, when the first indication bit and the second indication bit are 0 and 0 respectively, the objects carried by bytes 1-16 are all data; when the first indication bit and the second indication bit are 0 and 0 respectively, the objects carried by bytes 1-16 are all data; When the second indication bit is 1 and 1 respectively, the objects carried by bytes 1-16 are all filled. The specific implementation method can be simply extended according to this embodiment, which is known to those of ordinary skill in the art and will not be described again here.
需要说明的是,在一些具体实现方式中,当某一字节承载的对象是填充时,其可以是随机信息;也可 以是固定图样的信息;也可以是具有固定约束的信息,如具有纠错、检错能力的序列,用于提高系统可靠性;也可以是部分是随机信息,部分是固定图样的信息;本申请不做约束。应理解,本实施例中B的取值为16,也可扩展到B=8,24,32,48,64,其具体实现方式可根据本实施例进行简单扩展,其为本领域普通技术人员可知,此处不再赘述。It should be noted that in some specific implementations, when the object carried by a certain byte is padding, it can be random information; it can also be It can be information with a fixed pattern; it can also be information with fixed constraints, such as a sequence with error correction and error detection capabilities, which is used to improve system reliability; it can also be part random information and part fixed pattern information; this There are no restrictions on application. It should be understood that the value of B in this embodiment is 16, and can also be extended to B = 8, 24, 32, 48, 64. Its specific implementation can be simply expanded according to this embodiment, which is for those of ordinary skill in the art. As can be seen, no further details will be given here.
图19为本申请中时隙块的第十三种结构示意图。如图19所示,3个指示比特为2个预设的比特序列中的一种,其中,当第一指示比特,第二指示比特和第三指示比特分别为1,0和1时,字节1-24承载的对象全为业务数据。当第一指示比特、第二指示比特和第三指示比特分别为0,1和0时,字节1-16承载的对象不全为业务数据。更具体的,当第一指示比特、第二指示比特和第三指示比特分别为0,1和0时,字节1-16承载的对象全为填充。Figure 19 is a schematic diagram of the thirteenth structure of the time slot block in this application. As shown in Figure 19, the three indication bits are one of the two preset bit sequences. When the first indication bit, the second indication bit and the third indication bit are 1, 0 and 1 respectively, the word The objects carried by sections 1-24 are all business data. When the first indication bit, the second indication bit and the third indication bit are 0, 1 and 0 respectively, the objects carried by bytes 1-16 are not all service data. More specifically, when the first indication bit, the second indication bit and the third indication bit are 0, 1 and 0 respectively, the objects carried by bytes 1-16 are all padding.
需要说明的是,在一些具体实现方式中,当某一字节承载的对象是填充时,其可以是随机信息;也可以是固定图样的信息;也可以是具有固定约束的信息,如具有纠错、检错能力的序列,用于提高系统可靠性;也可以是部分是随机信息,部分是固定图样的信息;本申请不做约束。考虑填充采用固定图样,其具有可纠错且检测错功能的固定约束,比如考虑可检测1个错误的固定图样,收端结合3个指示比特具体数值判断当前时隙块中24个字节承载对象类型是数据还是填充的一种判决方式可如下表2所示:It should be noted that in some specific implementations, when the object carried by a certain byte is padding, it can be random information; it can also be information with a fixed pattern; or it can be information with fixed constraints, such as correction. A sequence with error and error detection capabilities is used to improve system reliability; it can also be partly random information and partly fixed pattern information; this application does not impose restrictions. Consider using a fixed pattern for filling, which has fixed constraints that can correct errors and detect errors. For example, consider a fixed pattern that can detect one error. The receiving end combines the specific values of 3 indicator bits to determine the 24 bytes carried in the current time slot block. A way to determine whether the object type is data or padding can be shown in Table 2 below:
表2
Table 2
需要说明的是,在一些具体实现方式中,可考虑多个填充,分别采用不同的固定约束,以增强判决可靠性,其可根据上述判决方式进行扩展。It should be noted that in some specific implementations, multiple fillings can be considered, and different fixed constraints can be adopted respectively to enhance the reliability of the decision, which can be expanded according to the above decision method.
根据图19所示的实施例可知,时隙块的长度较短为195比特,使得传输时延较低;且开销较小为195/192-1=1.56%。同时每个时隙块中的3个指示比特均匀分布在数据帧中,在OTN帧采用RS(255,239)编码时,包含8个比特的每个RS符号最多包含所述每个时隙块3个指示比特中的一个比特。由于RS译码基于符号域进行译码,当译码错一个RS符号时,最多会影响到一个指示比特。考虑到2个预设的第一指示序列中任意两个比特序列的汉明距离大于或等于3,一个指示比特出错时可以被纠正,2个比特错误可以被检测出来,使得所设计数据传输方法可靠性较高。According to the embodiment shown in Figure 19, it can be seen that the length of the time slot block is shorter than 195 bits, resulting in lower transmission delay; and the smaller overhead is 195/192-1=1.56%. At the same time, the 3 indicator bits in each time slot block are evenly distributed in the data frame. When the OTN frame uses RS (255,239) encoding, each RS symbol containing 8 bits contains at most 3 of each time slot block. Indicates one of the bits. Since RS decoding is based on the symbol domain, when an RS symbol is decoded incorrectly, at most one indicator bit will be affected. Considering that the Hamming distance of any two bit sequences in the two preset first indication sequences is greater than or equal to 3, one indication bit error can be corrected, and two bit errors can be detected, making the designed data transmission method Reliability is high.
方案2:所述数据帧包括多个时隙块集合,每个所述时隙块集合包括P个时隙块。每个所述时隙块包括V个指示比特和B个字节,整数V≥1,整数B≥1。所述B个字节承载的对象包括数据和填充中的至少一个。每个所述时隙块集合包括字节集合,所述字节集合包括所述时隙块集合中每个时隙块的B个字节共B×P个字节。每个所述时隙块集合包括指示比特集合,所述指示比特集合包括所述时隙块集合中每个时隙块的V个指示比特共V×P个指示比特。所述指示比特集合中W个指示比特为N1个预设的比特序列中的一种,所述N1个预设的比特序列中任意两个比特序列的汉明距离大于或等于2,整数P≥2,整数N1≥1,1<W≤V×P。Solution 2: The data frame includes multiple time slot block sets, and each of the time slot block sets includes P time slot blocks. Each of the time slot blocks includes V indication bits and B bytes, the integer V≥1, and the integer B≥1. The object carried by the B bytes includes at least one of data and padding. Each of the time slot block sets includes a byte set, and the byte set includes B bytes of each time slot block in the time slot block set, totaling B×P bytes. Each of the time slot block sets includes an indication bit set, and the indication bit set includes V indication bits of each time slot block in the time slot block set, totaling V×P indication bits. The W indicator bits in the indicator bit set are one of N 1 preset bit sequences, and the Hamming distance of any two bit sequences in the N 1 preset bit sequences is greater than or equal to 2, an integer P≥2, integer N 1 ≥1, 1<W≤V×P.
在一些可能的实施方式中,当N1=3或4时,N1个预设的比特序列中任意两个比特序列的汉明距离大于或等于当N1=5或6或7或8时,所述N1个预设的比特序列中任意两个比特序列的汉明距离大于或等于其中,表示对实数a进行向下取整。 In some possible implementations, when N 1 =3 or 4, the Hamming distance of any two bit sequences among the N 1 preset bit sequences is greater than or equal to When N 1 =5 or 6 or 7 or 8, the Hamming distance of any two bit sequences among the N 1 preset bit sequences is greater than or equal to in, Indicates rounding down the real number a.
应理解,填充指的是除数据之外的其他类型信息,具体本申请不做限定。例如,填充可以是随机信息。又例如,填充也可以是固定图样的信息。再例如,填充也可以是具有固定约束的信息,如具有纠错、检错能力的序列。还例如,填充也可以是部分是随机信息,部分是固定图样的信息。It should be understood that filling refers to other types of information besides data, which is not specifically limited in this application. For example, the padding can be random information. For another example, the filling can also be information of a fixed pattern. For another example, padding can also be information with fixed constraints, such as a sequence with error correction and error detection capabilities. For another example, the filling may be partly random information and partly fixed pattern information.
需要说明的是,B的取值可以为8、16、24、32、48或64。It should be noted that the value of B can be 8, 16, 24, 32, 48 or 64.
需要说明的是,在N1个预设的比特序列中,每个比特序列的长度都是W个比特。汉明距离表示两个比特序列对应比特不同的位置个数,其为本领域普通技术人员可知,此处不再赘述。例如,N1=2,N1个预设的比特序列包括第一比特序列和第二比特序列,第一比特序列全为0,第二比特序列全为1。又例如,N1=2,第一比特序列的第一个比特为1,且第一比特序列中相邻两个比特的取值不同,即101010…;第二比特序列的第一个比特为0,且第二比特序列中相邻两个比特的取值不同,即010101…。It should be noted that among the N 1 preset bit sequences, the length of each bit sequence is W bits. The Hamming distance represents the number of positions where corresponding bits in two bit sequences are different, which is known to those of ordinary skill in the art and will not be described in detail here. For example, N 1 =2, N 1 preset bit sequences include a first bit sequence and a second bit sequence, the first bit sequence is all 0s, and the second bit sequence is all 1s. For another example, N 1 =2, the first bit of the first bit sequence is 1, and the values of two adjacent bits in the first bit sequence are different, that is, 101010...; the first bit of the second bit sequence is 0, and the values of two adjacent bits in the second bit sequence are different, that is, 010101….
在一些可能的实施方式中,N1=3或4,W=5,N1个预设的比特序列中任意两个比特序列的汉明距离大于或等于3。或者,N1=3或4,W=8,N1个预设的比特序列中任意两个比特序列的汉明距离大于或等于5。或者,N1=3或4,W=11,N1个预设的比特序列中任意两个比特序列的汉明距离大于或等于7。或者,N1=3或4,W=14,N1个预设的比特序列中任意两个比特序列的汉明距离大于或等于9。In some possible implementations, N 1 =3 or 4, W = 5, and the Hamming distance of any two bit sequences among the N 1 preset bit sequences is greater than or equal to 3. Or, N 1 =3 or 4, W = 8, and the Hamming distance of any two bit sequences among the N 1 preset bit sequences is greater than or equal to 5. Or, N 1 =3 or 4, W = 11, and the Hamming distance of any two bit sequences among the N 1 preset bit sequences is greater than or equal to 7. Or, N 1 =3 or 4, W = 14, and the Hamming distance of any two bit sequences among the N 1 preset bit sequences is greater than or equal to 9.
图20为本申请中时隙块的第十四种结构示意图。如图20所示,时隙块包括129个比特,其中,时隙块包括V=1个指示比特和B=16个字节。B=16个字节承载的对象包括数据和填充中的至少一个。在一种可能的实施方式中,每个时隙块包括V=1个指示比特,该指示比特在时隙块的第一个比特位置。应理解,对于V>1情况下时隙块的具体结构可以参考图20进行变换,此处不再逐一提供附图展示。Figure 20 is a schematic structural diagram of the fourteenth time slot block in this application. As shown in Figure 20, the slot block includes 129 bits, where the slot block includes V=1 indication bit and B=16 bytes. The object carried by B=16 bytes includes at least one of data and padding. In a possible implementation, each time slot block includes V=1 indication bit, and the indication bit is at the first bit position of the time slot block. It should be understood that the specific structure of the time slot block in the case of V>1 can be transformed with reference to Figure 20, and the drawings will not be shown one by one here.
在一种可能的实施方式中,每个时隙块包括V>1个指示比特,这V个指示比特排在B个字节前面。In a possible implementation, each time slot block includes V>1 indication bits, and these V indication bits are arranged in front of B bytes.
在另一种可能的实施方式中,每个时隙块包括V>1个指示比特,这V个指示比特的其中两个指示比特之间间隔的比特数大于或等于8,也就是说,V个指示比特在时隙块中并不全部连续排放在一起。在OTN帧采用RS(255,239)编码时,包含8个比特的每个RS符号最多包含所述V个指示比特中的部分比特。使得所设计数据传输方法可靠性较高。In another possible implementation, each time slot block includes V>1 indication bits, and the number of bits spaced between two of the V indication bits is greater than or equal to 8, that is, V The indication bits are not all arranged consecutively together in the slot block. When the OTN frame adopts RS (255, 239) encoding, each RS symbol including 8 bits includes at most some of the V indication bits. This makes the designed data transmission method highly reliable.
在又一种可能的实施方式中,每个时隙块包括V>1个指示比特,这V个指示比特的任意两个指示比特之间间隔的比特数大于或等于8,以V=3为例,也就是说3个指示比特中任意两个指示比特之间间隔的比特数大于或等于8。在OTN帧采用RS(255,239)编码时,包含8个比特的每个RS符号最多包含所述V个指示比特中的一个比特。由于RS译码基于符号域进行译码,当译码错一个RS符号时,最多会影响到一个指示比特。考虑到N1个预设的指示序列中任意两个比特序列的汉明距离大于或等于2,一个指示比特出错时可以被检测出来,使得所设计数据传输方法可靠性更高。In another possible implementation, each time slot block includes V>1 indication bits, and the number of bits spaced between any two indication bits of the V indication bits is greater than or equal to 8, assuming V=3. For example, that is to say, the number of bits between any two indication bits among the three indication bits is greater than or equal to 8. When the OTN frame adopts RS (255, 239) encoding, each RS symbol including 8 bits includes at most one bit among the V indication bits. Since RS decoding is based on the symbol domain, when an RS symbol is decoded incorrectly, at most one indicator bit will be affected. Considering that the Hamming distance of any two bit sequences in the N 1 preset indication sequences is greater than or equal to 2, an error in one indication bit can be detected, making the designed data transmission method more reliable.
作为一个示例,每个时隙块包括V=2个指示比特。这2个指示比特分别在所述时隙块的第一个比特位置和最后一个比特位置。或者,这2个指示比特的其中一个指示比特在时隙块的第一个比特位置,且2个指示比特之间间隔或者个字节,其中,表示对实数a进行向下取整,表示对实数a进行向上取整。As an example, each slot block includes V=2 indication bits. These two indication bits are respectively at the first bit position and the last bit position of the time slot block. Or, one of the two indication bits is at the first bit position of the time slot block, and there is a gap between the two indication bits. or bytes, among which, means rounding down the real number a, Indicates rounding up the real number a.
作为另一个示例,每个时隙块包括V=3个指示比特。3个指示比特中的第一个指示比特在时隙块的第一个比特位置,第二个指示比特和第一个指示比特间隔或者个字节,第三个指示比特在所述时隙块的最后一个比特位置。或者,3个指示比特中的第一个指示比特在时隙块的第一个比特位置,第二个指示比特在时隙块的第二个比特位置,第三个指示比特在时隙块的最后一个比特位置。或者,3个指示比特中的第一个指示比特在时隙块的第一个比特位置,第二个指示比特在时隙块的第二个比特位置,第三个指示比特和第二个指示比特间隔或者个字节。或者,3个指示比特中的第一个指示比特在时隙块的第一个比特位置,第二个指示比特和第一个指示比特间隔B个字节,第三个指示比特在时隙块的最后一个比特位置。其中,表示对实数a进行向下取整,表示对实数a进行向上取整。As another example, each slot block includes V=3 indication bits. The first indication bit among the 3 indication bits is at the first bit position of the time slot block, and the second indication bit is spaced from the first indication bit. or bytes, and the third indication bit is at the last bit position of the slot block. Alternatively, the first indication bit among the three indication bits is at the first bit position of the time slot block, the second indication bit is at the second bit position of the time slot block, and the third indication bit is at the second bit position of the time slot block. Last bit position. Alternatively, the first indication bit among the 3 indication bits is at the first bit position of the slot block, the second indication bit is at the second bit position of the slot block, the third indication bit and the second indication bit are bit interval or bytes. Or, the first indication bit among the 3 indication bits is at the first bit position of the time slot block, the second indication bit is separated from the first indication bit by B bytes, and the third indication bit is at the first bit position of the time slot block. the last bit position. in, means rounding down the real number a, Indicates rounding up the real number a.
需要说明的是,对于一些OTN帧,每行的字节采用16个并行RS(255,239)编码,详细可参考目前ITU-T协议中相关描述。此时,可以通过选取合适的V和B取值,比如考虑V=1且B=16,或者V=1且B=32,可以使得在同一个RS码字最多包含所述V×P个指示比特中的1个比特。此时,当对一个RS码字进行RS译码出错时,最多会影响到一个指示比特,使得所设计数据传输方法可靠性更高。 It should be noted that for some OTN frames, the bytes in each row are encoded using 16 parallel RS (255,239). For details, please refer to the relevant descriptions in the current ITU-T protocol. At this time, by selecting appropriate values of V and B, for example, considering V=1 and B=16, or V=1 and B=32, the same RS codeword can contain at most V×P instructions. 1 bit in bits. At this time, when an RS decoding error occurs for an RS codeword, at most one indicator bit will be affected, making the designed data transmission method more reliable.
图21为本申请中多个时隙块集合的一种示意图。如图21所示,每个周期包括TS#1,TS#2,…,TS#K共K个时隙块。周期1-周期5中每个周期的时隙块TS#1可以组成一个时隙块集合。同理,周期1-周期5中每个周期的时隙块TS#2可以组成另一个时隙块集合,以此类推。因此,数据帧具体可以包括K个时隙块集合,每个时隙块集合包括P=5个时隙块。由于每个时隙块包括V个指示比特和B个字节,因此,每个时隙块集合包括V×P个指示比特和B×P个字节。下文统一将时隙块集合包括的V×P个指示比特记为指示比特集合,并将时隙块集合包括的B×P个字节记为字节集合。Figure 21 is a schematic diagram of multiple time slot block sets in this application. As shown in Figure 21, each cycle includes TS#1, TS#2,..., TS#K, a total of K time slot blocks. The time slot block TS#1 of each cycle in cycle 1 to cycle 5 can form a time slot block set. In the same way, the time slot block TS#2 in each period from period 1 to period 5 can form another time slot block set, and so on. Therefore, the data frame may specifically include K time slot block sets, and each time slot block set includes P=5 time slot blocks. Since each slot block includes V indication bits and B bytes, each slot block set includes V×P indication bits and B×P bytes. In the following, the V×P indication bits included in the slot block set will be uniformly recorded as an indication bit set, and the B×P bytes included in the slot block set will be noted as a byte set.
具体地,每个时隙块集合中每相邻两个时隙块在数据帧中的间隔相同。以图20为例,周期1中的时隙块TS#1和周期2中的时隙块TS#1为时隙块集合中相邻的两个时隙块,周期2中的时隙块TS#1和周期3中的时隙块TS#1为时隙块集合中相邻的两个时隙块,可以看出,周期1中时隙块TS#1与周期2中时隙块TS#1之间的间隔等于周期2中时隙块TS#1与周期3中时隙块TS#1之间的间隔。需要说明的是,时隙块集合内P个时隙块两两之间的间隔也可以是变动的,具体可以根据预设规则设定。本申请中都以间隔相同且固定为例进行介绍。Specifically, the intervals between every two adjacent time slot blocks in each time slot block set in the data frame are the same. Taking Figure 20 as an example, the time slot block TS#1 in cycle 1 and the time slot block TS#1 in cycle 2 are two adjacent time slot blocks in the time slot block set. The time slot block TS in cycle 2 Time slot block #1 and TS#1 in cycle 3 are two adjacent time slot blocks in the time slot block set. It can be seen that time slot block TS#1 in cycle 1 and time slot block TS# in cycle 2 The interval between 1 is equal to the interval between time slot block TS#1 in period 2 and time slot block TS#1 in period 3. It should be noted that the intervals between P time slot blocks in the time slot block set can also be changed, and can be specifically set according to preset rules. In this application, the intervals are always the same and fixed as an example.
应理解,时隙块集合起始位置可以使用OTN帧结构中的第1行第15列和第16列的开销来进行指示。时隙块集合中的W个指示比特用于指示时隙块集合中的B×P个字节所承载对象的状态。以W=5为例,5个第三指示比特为N1=2个比特长度为5的预设比特序列中的一种,2个预设比特序列分别为01010和10101。It should be understood that the starting position of the time slot block set can be indicated using the overhead of row 1, column 15 and column 16 in the OTN frame structure. The W indication bits in the slot block set are used to indicate the status of the object carried by the B×P bytes in the slot block set. Taking W=5 as an example, the 5 third indication bits are N 1 =one of 2 preset bit sequences with a bit length of 5, and the 2 preset bit sequences are 01010 and 10101 respectively.
作为一个实施例,当前时隙块集合中的W个指示比特用于指示当前时隙块集合中B×P个字节所承载对象的状态。作为另一个实施例,当前时隙块集合中的W个指示比特用于指示位于当前时隙块集合之后的其他时隙块集合中B×P个字节所承载对象的状态。下面分别对这两种实施例进行详细介绍。As an embodiment, the W indication bits in the current slot block set are used to indicate the status of the object carried by B×P bytes in the current slot block set. As another embodiment, the W indication bits in the current slot block set are used to indicate the status of objects carried by B×P bytes in other slot block sets located after the current slot block set. The two embodiments are introduced in detail below respectively.
实施例1:当前时隙块集合中的W个指示比特用于指示当前时隙块集合中B×P个字节所承载对象的状态。应理解,W个指示比特具体用于指示当前时隙块集合中B×P个字节所承载的数据的数量和/或填充的数量和/或数据的位置和/或填充的位置。Embodiment 1: W indicator bits in the current slot block set are used to indicate the status of objects carried by B×P bytes in the current slot block set. It should be understood that the W indication bits are specifically used to indicate the amount of data carried by B×P bytes in the current slot block set and/or the amount of padding and/or the location of the data and/or the location of the padding.
图22为本申请中数据判决处理的第一种结构示意图。如图22所示,2个预设的比特序列分别为10101和01010,采用预设的比特序列的W个指示比特用于指示时隙块集合中的B×P个字节所承载对象中数据或填充的数量。一种具体实施例是,当5个指示比特为10101时,时隙块集合中的B×P个字节均为数据,定义为状态1,如图22中示例(a)所示。当5个指示比特为01010时,时隙块集合中的B×P个字节不全为数据,定义为状态2。一种具体实现方式是,当5个指示比特为01010时,即状态2,时隙块集合中P-1个时隙块中的B个字节全为数据,另1个时隙块中的B个字节全为填充,即所示时隙块集合中B×(P-1)=64个字节为数据,B=16个字节为填充,如图22中示例(b)所示。应理解,对于上述状态2,B个字节全为填充的时隙块应当尽量放置在周期靠后的位置,使得接收端处理时延较低,如图22中示例(b)所示B个字节全为填充的时隙块放在周期5。Figure 22 is a schematic structural diagram of the first type of data decision processing in this application. As shown in Figure 22, the two preset bit sequences are 10101 and 01010 respectively. The W indicator bits of the preset bit sequence are used to indicate the data in the object carried by B×P bytes in the time slot block set. or the amount of padding. A specific embodiment is that when the five indication bits are 10101, the B×P bytes in the time slot block set are all data, which is defined as state 1, as shown in example (a) in Figure 22. When the five indicator bits are 01010, the B×P bytes in the time slot block set are not all data, and state 2 is defined. A specific implementation method is that when the 5 indicator bits are 01010, that is, state 2, the B bytes in the P-1 time slot block in the time slot block set are all data, and the B bytes in the other time slot block are all data. B bytes are all padding, that is, in the time slot block set shown, B × (P-1) = 64 bytes are data, and B = 16 bytes are padding, as shown in example (b) in Figure 22 . It should be understood that for the above state 2, the time slot block with all B bytes filled should be placed as late as possible in the cycle, so that the processing delay of the receiving end is low, as shown in example (b) in Figure 22. A block of fully padded bytes is placed in cycle 5.
在接收端,接收到的5个指示比特与预设比特序列01010和10101分别计算汉明距离,当接收到的5个指示比特与预设比特序列10101的汉明距离比其与预设序列01010的汉明距离小时,判决时隙块集合为状态1,其5个时隙块中的16个字节总共80个字节均为数据,如图22中示例(a)所示。当接收到的5个指示比特与预设比特序列01010的汉明距离比其与预设序列10101的汉明距离小时,判决时隙块集合为状态2,其中4个时隙块中的16个字节总共64个字节为数据,另1个时隙块中的16个字节为填充,如图22中示例(b)所示。At the receiving end, the Hamming distance between the received 5 indicator bits and the preset bit sequence 01010 and 10101 are calculated respectively. When the Hamming distance between the received 5 indicator bits and the preset bit sequence 10101 is greater than the Hamming distance between the received 5 indicator bits and the preset sequence 01010 When the Hamming distance is small, the time slot block set is judged to be in state 1, and 16 bytes in the 5 time slot blocks and a total of 80 bytes are data, as shown in example (a) in Figure 22. When the Hamming distance between the received 5 indication bits and the preset bit sequence 01010 is smaller than the Hamming distance between it and the preset sequence 10101, it is decided that the time slot block set is state 2, in which 16 of the 4 time slot blocks A total of 64 bytes are data and 16 bytes in another slot block are padding, as shown in example (b) in Figure 22.
图23为本申请中数据判决处理的第二种结构示意图。如图23所示,在一些可能的实施方式中,时隙块集合的5个指示比特中的W=3个指示比特用于指示时隙块集合中的80个字节所承载对象的状态。3个指示比特为N1=2个比特长度为3的预设比特序列中的一种,2个预设比特序列分别为010和101。5个指示比特中的另外2个指示比特可作为保留比特,用于其他用途,比如用于协助指示业务数据信号速率。Figure 23 is a schematic diagram of the second structure of data decision processing in this application. As shown in Figure 23, in some possible implementations, W=3 indicator bits among the 5 indication bits in the time slot block set are used to indicate the status of the object carried by 80 bytes in the time slot block set. The 3 indication bits are one of N 1 = 2 preset bit sequences with a bit length of 3. The 2 preset bit sequences are 010 and 101 respectively. The other 2 indication bits among the 5 indication bits can be reserved. bits for other purposes, such as to help indicate the traffic data signal rate.
2个预设比特序列分别指示时隙块集合中的80个字节所承载对象中数据和/或填充的数量。一种具体实施例是,当3个指示比特为101时,时隙块集合中的80个字节均为数据,定义为状态1。当3个指示比特为010时,时隙块集合中的80个字节不全为数据,定义为状态2。一种具体实现方式是,当3个指示比特为010时,即状态2,时隙块集合中4个时隙块中的64个字节全为数据,另1个时隙块中的16个字节全为 填充。The 2 preset bit sequences respectively indicate the amount of data and/or padding in the object carried by the 80 bytes in the time slot block set. A specific embodiment is that when the three indication bits are 101, all 80 bytes in the time slot block set are data, which is defined as state 1. When the three indicator bits are 010, all 80 bytes in the time slot block set are not data, and state 2 is defined. A specific implementation method is that when the three indicator bits are 010, that is, state 2, all 64 bytes in the 4 time slot blocks in the time slot block set are data, and 16 bytes in the other time slot block are All bytes are filling.
在接收端,接收到的3个指示比特与预设比特序列010和101分别计算汉明距离,当接收到的3个指示比特与预设比特序列101的汉明距离比其与预设序列010的汉明距离小时,判决时隙块集合为状态1,其5个时隙块中的16个字节总共80个字节均为数据,如图23中示例(a)所示。当接收到的3个指示比特与预设比特序列010的汉明距离比其与预设序列101的汉明距离小时,判决时隙块集合为状态2,其中4个时隙块中的16个字节总共64个字节为数据,另1个时隙块中的16个字节为填充,如图23中示例(b)所示。At the receiving end, the Hamming distance between the three received indication bits and the preset bit sequence 010 and 101 is calculated respectively. When the Hamming distance between the three received indication bits and the preset bit sequence 101 is greater than the Hamming distance between the received three indication bits and the preset sequence 010 When the Hamming distance is small, the time slot block set is judged to be in state 1, and 16 bytes in the 5 time slot blocks and a total of 80 bytes are data, as shown in example (a) in Figure 23. When the Hamming distance between the received 3 indication bits and the preset bit sequence 010 is smaller than the Hamming distance between it and the preset sequence 101, it is decided that the time slot block set is state 2, in which 16 of the 4 time slot blocks A total of 64 bytes are data, and 16 bytes in another slot block are padding, as shown in example (b) in Figure 23.
图24为本申请中数据判决处理的第三种结构示意图。如图24所示,区别于上述图23所示的实施例,当3个指示比特为010时,时隙块集合处于状态2时,时隙块集合中的80个字节的最后16个字节不全为填充。一种具体实现方式是,当3个指示比特为010时,即状态2,时隙块集合中4个时隙块中的64个字节全为数据,另1个时隙块中的16个字节中15个字节为数据,最后一个字节为填充,如图24中示例(b)所示。需要说明的是,在一些具体实现方式中,当3个指示比特为010时,即状态2,时隙块集合中64个字节承载其他数量的数据,其具体实现方式可根据上述实施例进行简单扩展可得,其为本领域普通技术人员可知,此处不再赘述。Figure 24 is a third structural schematic diagram of data judgment processing in this application. As shown in Figure 24, different from the embodiment shown in Figure 23 above, when the three indicator bits are 010 and the time slot block set is in state 2, the last 16 words of the 80 bytes in the time slot block set are Incomplete sections are filled. A specific implementation method is that when the three indicator bits are 010, that is, state 2, all 64 bytes in the 4 time slot blocks in the time slot block set are data, and 16 bytes in the other time slot block are 15 bytes of the bytes are data, and the last byte is padding, as shown in example (b) in Figure 24. It should be noted that in some specific implementations, when the three indicator bits are 010, that is, state 2, 64 bytes in the time slot block set carry other amounts of data, and the specific implementation can be carried out according to the above embodiments. Simple extensions are available, which are known to those of ordinary skill in the art and will not be described in detail here.
需要说明的是,以时隙块包括129比特为例,时隙块的长度较短,使得传输时延较低。每个时隙块中仅包含1个指示比特,开销较小为129/128-1=0.78%。5个周期共5个指示比特结合一起,使得所设计数据传输方法可靠性较高。其中当3个指示比特用来指示时隙块集合状态时,其保证3个指示比特中错任意1比特时仍能纠正,2个比特出错时可以被检测出来;当5个指示比特中所有比特用来指示时隙块集合状态时,其保证5个指示比特中错任意2比特时仍能纠正,4个比特出错时可以被检测出来。It should be noted that, taking the time slot block including 129 bits as an example, the length of the time slot block is shorter, resulting in lower transmission delay. Each time slot block contains only 1 indication bit, and the overhead is as small as 129/128-1=0.78%. A total of 5 indicator bits in 5 cycles are combined together, making the designed data transmission method highly reliable. When 3 indicator bits are used to indicate the status of the time slot block set, it ensures that even if any 1 bit of the 3 indicator bits is wrong, it can still be corrected, and if 2 bits are wrong, it can be detected; when all of the 5 indicator bits are wrong, When used to indicate the status of the time slot block set, it ensures that it can still be corrected when any 2 bits are wrong among the 5 indication bits, and can be detected when 4 bits are wrong.
图25为本申请中数据判决处理的第四种结构示意图。如图25所示,区别于上述图22-图24所示的实施例,本实施例以P=4,V=2,W=7,B=16为例进行介绍,其他的取值组合的具体实现方式可根据本实施例进行简单扩展,其为本领域普通技术人员可知,此处不再赘述。具体地,时隙块集合包括P=4个时隙块。时隙块集合起始位置可以使用OTN帧结构中的第1行第15列和第16列的开销来进行指示。时隙块集合的8个指示比特中的W=7个指示比特用于指示时隙块集合中的B×P=64个字节所承载对象的状态。7个指示比特为N1=2个比特长度为7的预设比特序列中的一种,2个预设比特序列分别为1010101和0101010。时隙块集合的8个指示比特中另一个指示比特可作为保留比特,用于其他用途,比如用于协助指示业务数据信号速率。Figure 25 is a schematic diagram of the fourth structure of data decision processing in this application. As shown in Figure 25, different from the embodiments shown in Figures 22 and 24 above, this embodiment uses P=4, V=2, W=7, and B=16 as an example. Other value combinations are The specific implementation manner can be simply extended according to this embodiment, which is known to those of ordinary skill in the art, and will not be described again here. Specifically, the set of slot blocks includes P=4 slot blocks. The starting position of the time slot block set can be indicated using the overhead in row 1, column 15 and column 16 in the OTN frame structure. W=7 indicator bits among the 8 indication bits in the time slot block set are used to indicate the status of the object carried by B×P=64 bytes in the time slot block set. The 7 indication bits are N 1 = one of the 2 preset bit sequences with a bit length of 7, and the 2 preset bit sequences are 1010101 and 0101010 respectively. Another indication bit among the 8 indication bits in the time slot block set can be used as a reserved bit for other purposes, such as assisting in indicating the service data signal rate.
需要说明的是,时隙块中的2个指示比特可以放在时隙块第一个比特位置和第二个比特位置。或者,2个指示比特也可以分别在时隙块的第一个比特位置和最后一个比特位置。或者,2个指示比特中的第一个指示比特在时隙块的第一个比特位置,第二个指示比特和第一个指示比特间隔或者个字节。It should be noted that the two indicator bits in the time slot block can be placed at the first bit position and the second bit position of the time slot block. Alternatively, the two indication bits may be respectively located at the first bit position and the last bit position of the time slot block. Alternatively, the first indication bit among the 2 indication bits is at the first bit position of the time slot block, and the second indication bit is spaced apart from the first indication bit. or bytes.
2个预设比特序列分别指示时隙块集合中的64个字节所承载对象中数据或填充的数量。一种具体实施例是,当7个指示比特为1010101时,时隙块集合中的64个字节均为数据,定义为状态1,如图25的(a)示例所示。当7个指示比特为0101010时,时隙块集合中的64个字节前面48个字节(即周期1-3中的对应字节)为数据,后面(即周期4中的对应字节)16个字节为填充,定义为状态2,如图25的(b)示例所示。The two preset bit sequences respectively indicate the amount of data or padding in the object carried by the 64 bytes in the time slot block set. A specific embodiment is that when the 7 indication bits are 1010101, all 64 bytes in the time slot block set are data, which is defined as state 1, as shown in the example of (a) of Figure 25. When the 7 indicator bits are 0101010, the first 48 bytes (i.e., the corresponding bytes in cycles 1-3) of the 64 bytes in the time slot block set are data, and the latter (i.e., the corresponding bytes in cycle 4) are data. 16 bytes are padding, defined as state 2, as shown in the example of (b) of Figure 25.
在接收端,接收到的7个指示比特与预设比特序列1010101和0101010分别计算汉明距离,当接收到的7个指示比特与预设比特序列1010101的汉明距离比其与预设序列0101010的汉明距离小时,判决时隙块集合为状态1,其时隙块集合中的64个字节均为数据,如图25的(a)示例所示。当接收到的7个指示比特与预设比特序列0101010的汉明距离比其与预设序列1010101的汉明距离小时,判决时隙块集合为状态2,其时隙块集合中的64个字节前面48个字节(即周期1-3中的对应字节)为数据,后面(即周期4中的对应字节)16个字节为填充,如图25的(b)示例所示。At the receiving end, the Hamming distance between the received 7 indicator bits and the preset bit sequence 1010101 and 0101010 is calculated respectively. When the Hamming distance between the received 7 indicator bits and the preset bit sequence 1010101 is greater than the Hamming distance between the received 7 indicator bits and the preset sequence 0101010 When the Hamming distance is small, the time slot block set is judged to be in state 1, and the 64 bytes in the time slot block set are all data, as shown in the example of (a) of Figure 25. When the Hamming distance between the received 7 indication bits and the preset bit sequence 0101010 is smaller than the Hamming distance between it and the preset sequence 1010101, the time slot block set is determined to be state 2, and the 64 words in the time slot block set are The first 48 bytes of the section (i.e., the corresponding bytes in cycles 1-3) are data, and the following 16 bytes (i.e., the corresponding bytes in cycle 4) are padding, as shown in the example of (b) of Figure 25.
需要说明的是,以时隙块包括130比特为例,时隙块的长度较短,使得传输时延较低。每个时隙块中仅包含2个指示比特,开销较小为130/128-1=1.56%。4个周期共8个指示比特结合一起,使得所设计数据传输方法可靠性较高。其中当7个指示比特用来指示时隙块集合状态时,其保证7个指示比特中错任意3比特时仍能纠正,6个比特出错时可以被检测出来。 It should be noted that, taking the time slot block including 130 bits as an example, the length of the time slot block is shorter, resulting in lower transmission delay. Each time slot block contains only 2 indication bits, and the overhead is as small as 130/128-1=1.56%. A total of 8 indication bits in 4 cycles are combined together, making the designed data transmission method highly reliable. When 7 indicator bits are used to indicate the status of the time slot block set, it ensures that any 3 bit errors among the 7 indicator bits can still be corrected, and 6 bit errors can be detected.
实施例2:当前时隙块集合中的W个指示比特用于指示位于当前时隙块集合之后的其他时隙块集合中B×P个字节所承载对象的状态。应理解,W个指示比特具体用于指示位于当前时隙块集合之后的其他时隙块集合中B×P个字节所承载的数据的数量和/或填充的数量和/或数据的位置和/或填充的位置。Embodiment 2: W indicator bits in the current slot block set are used to indicate the status of objects carried by B×P bytes in other slot block sets located after the current slot block set. It should be understood that the W indicator bits are specifically used to indicate the amount of data carried by B×P bytes in other time slot block sets located after the current time slot block set and/or the amount of padding and/or the location of the data. /or fill position.
在一种可能的实施方式中,多个时隙块集合包括第一时隙块集合和第二时隙块集合。第一时隙块集合包括第一指示比特集合和第一字节集合。第二时隙块集合包括第二指示比特集合和第二字节集合。第一指示比特集合中的W个指示比特用于指示第二字节集合所承载的数据的数量和/或填充的数量和/或数据的位置和/或填充的位置。In a possible implementation, the multiple time slot block sets include a first time slot block set and a second time slot block set. The first slot block set includes a first indication bit set and a first byte set. The second slot block set includes a second indication bit set and a second byte set. The W indication bits in the first indication bit set are used to indicate the amount of data and/or the amount of padding and/or the position of the data and/or the position of the padding carried by the second byte set.
在另一种可能的实施方式中,多个时隙块集合包括第一时隙块集合、第二时隙块集合和第三时隙块集合。第一时隙块集合包括第一指示比特集合和第一字节集合,第二时隙块集合包括第二指示比特集合和第二字节集合,第三时隙块集合包括第三指示比特集合和第三字节集合。N1个预设的比特序列包括第一类比特序列和第二类比特序列。当第一指示比特集合中的W个指示比特为第一类比特序列时,第一指示比特集合中的W个指示比特用于指示第二字节集合所承载的数据的数量和/或填充的数量和/或数据的位置和/或填充的位置。当第一指示比特集合中的W个指示比特为第二类比特序列时,第一指示比特集合中的W个指示比特用于指示第三字节集合所承载的数据的数量和/或填充的数量和/或数据的位置和/或填充的位置。In another possible implementation manner, the multiple time slot block sets include a first time slot block set, a second time slot block set, and a third time slot block set. The first time slot block set includes a first indicator bit set and a first byte set, the second time slot block set includes a second indicator bit set and a second byte set, and the third time slot block set includes a third indicator bit set. and the third byte set. The N 1 preset bit sequences include a first type bit sequence and a second type bit sequence. When the W indicator bits in the first indicator bit set are the first type of bit sequences, the W indicator bits in the first indicator bit set are used to indicate the quantity and/or padding of the data carried by the second byte set. Quantity and/or location of data and/or location of fill. When the W indicator bits in the first indicator bit set are second type bit sequences, the W indicator bits in the first indicator bit set are used to indicate the quantity and/or padding of the data carried by the third byte set. Quantity and/or location of data and/or location of fill.
图26为本申请中数据判决处理的第五种结构示意图。如图26所示,包括4个时隙块集合,分别记为第一时隙块集合,第二时隙块集合,第三时隙块集合,第四时隙块集合。每个时隙块集合均包括P=8个时隙块,每个时隙块包含1个指示比特和16个字节。每个时隙块集合的8个指示比特中的W=8个指示比特用于指示后续时隙块集合中的B×P=128个字节所承载对象的状态。更具体的,第一时隙块集合中的8个指示比特用于指示第二时隙集合中的128个字节所承载对象的状态,第二时隙块集合中的8个指示比特用于指示第三时隙集合中的128个字节所承载对象的状态,第三时隙块集合中的8个指示比特用于指示第四时隙集合中的128个字节所承载对象的状态。Figure 26 is a fifth structural schematic diagram of data judgment processing in this application. As shown in Figure 26, it includes four time slot block sets, which are respectively recorded as the first time slot block set, the second time slot block set, the third time slot block set, and the fourth time slot block set. Each slot block set includes P=8 slot blocks, and each slot block contains 1 indication bit and 16 bytes. W=8 indication bits among the 8 indication bits in each time slot block set are used to indicate the status of the object carried by B×P=128 bytes in the subsequent time slot block set. More specifically, the 8 indicator bits in the first time slot block set are used to indicate the status of the object carried by the 128 bytes in the second time slot block set, and the 8 indicator bits in the second time slot block set are used to indicate Indicates the status of the object carried by the 128 bytes in the third time slot set, and the 8 indication bits in the third time slot block set are used to indicate the status of the object carried by the 128 bytes in the fourth time slot set.
时隙块集合中的字节承载对象有3种状态,即W=8个指示比特为N1=3个比特长度为8的预设比特序列中的一种,3个预设比特序列可为表7的4个比特长度为8的比特序列集合中选取任意3个比特序列。本实施例考虑表7所示的包含4个比特长度为8的比特序列集合,从其中4个比特序列中选取3个比特序列,如00000000,01001111和10110101作为三种预设序列。一种具体实施例是,如图26所示,当某一时隙块集合中指示比特为00000000,该接下来的时隙块集合中的128个字节均为数据,定义为状态1。当某一时隙块集合中指示比特为01001111时,该接下来的时隙块集合中的128个字节前面112个字节(即该接下来的时隙块中前7个周期中的对应字节)为数据,后面(即该接下来的时隙块中最后一个周期中的对应字节)16个字节为填充,定义为状态2。当某一时隙块集合中指示比特为10110101时,该接下来的时隙块集合中的128个字节全为填充,定义为状态3。The byte carrying objects in the time slot block set have 3 states, that is, W = 8 indicator bits are one of N 1 = 3 preset bit sequences with a length of 8 bits. The 3 preset bit sequences can be Select any 3 bit sequences from the set of 4 bit sequences with a length of 8 in Table 7. This embodiment considers a set of 4 bit sequences with a length of 8 as shown in Table 7, and selects 3 bit sequences from the 4 bit sequences, such as 00000000, 01001111 and 10110101, as three preset sequences. A specific embodiment is, as shown in Figure 26, when the indication bit in a certain time slot block set is 00000000, the 128 bytes in the next time slot block set are all data, which is defined as state 1. When the indication bit in a certain time slot block set is 01001111, the first 112 bytes of the 128 bytes in the next time slot block set (that is, the corresponding words in the first 7 cycles of the next time slot block section) is data, and the following 16 bytes (that is, the corresponding byte in the last cycle of the next time slot block) are padding, defined as state 2. When the indication bit in a certain time slot block set is 10110101, all 128 bytes in the next time slot block set are filled, which is defined as state 3.
在接收端,接收到的8个指示比特与00000000,01001111和10110101三种预设序列分别计算汉明距离,当接收到的8个指示比特与预设比特序列00000000的汉明距离为最小时,判决其对应接下来的时隙块集合处于状态1,即接下来的时隙块集合中的128个字节均为数据。当接收到的8个指示比特与预设比特序列01001111的汉明距离最小时,判决其对应接下来的时隙块集合处于状态2,即接下来的时隙块集合中的128个字节前面112个字节为数据,后面16个字节为填充。当接收到的8个指示比特与预设比特序列10110101的汉明距离为最小时,判决其对应接下来的时隙块集合处于状态3,即接下来的时隙块集合中的128个字节均为填充。At the receiving end, the Hamming distance is calculated between the 8 received indication bits and the three preset sequences of 00000000, 01001111 and 10110101. When the Hamming distance between the 8 received indication bits and the preset bit sequence 00000000 is the minimum, It is determined that the corresponding next time slot block set is in state 1, that is, the 128 bytes in the next time slot block set are all data. When the Hamming distance between the received 8 indicator bits and the preset bit sequence 01001111 is the smallest, it is determined that the corresponding next time slot block set is in state 2, that is, 128 bytes in front of the next time slot block set. 112 bytes are data, and the next 16 bytes are padding. When the Hamming distance between the received 8 indication bits and the preset bit sequence 10110101 is the smallest, it is determined that the corresponding next time slot block set is in state 3, that is, the 128 bytes in the next time slot block set All are filled.
在一些可能的实施方式中,在图26所示实施例的基础上也可以进行变换。例如,图26中第二时隙块集合包括周期9-周期16中每个周期的时隙块TS#2。第一时隙块集合中的指示比特用于指示第二时隙块集合中8个时隙块TS#2的字节所承载对象的状态。应理解,在此基础上进行的类似变换都在本申请的保护范围内。In some possible implementations, transformations can also be made based on the embodiment shown in FIG. 26 . For example, the second time slot block set in FIG. 26 includes time slot block TS#2 for each period from period 9 to period 16. The indication bits in the first time slot block set are used to indicate the status of objects carried by the bytes of the 8 time slot blocks TS#2 in the second time slot block set. It should be understood that similar transformations based on this are within the protection scope of this application.
需要说明的是,本实施例考虑一个业务为10M速率时,占用一个时隙TS#1。当该业务增大为20M速率,会占用2个时隙,此时可用一组指示序列来同时指示2个时隙中时隙块集合的状态,也可以采用2组指示序列来独立指示2个时隙中时隙块集合的状态。当该业务从20M速率降低到10M速率时,可将某一时隙中 的时隙块集合状态设置为状态3,其全部字节承载对象均为填充。以实现速率快速可变。It should be noted that this embodiment considers that when a service has a rate of 10M, it occupies one time slot TS#1. When the service increases to 20M rate, it will occupy 2 time slots. At this time, a set of indication sequences can be used to indicate the status of the time slot block set in 2 time slots at the same time. 2 sets of indication sequences can also be used to independently indicate the status of 2 time slots. The status of the set of slot blocks in the slot. When the service rate is reduced from 20M to 10M, the time slot in a certain time slot can be The slot block collection state is set to state 3, and all its byte-carrying objects are filled. To achieve rapid rate change.
图27为本申请中一种数据控制和指示处理的结构示意图。如图27所示,其数据传输包括多个传输周期,每个周期包含K个时隙,每个时隙TS#t(1≤t≤K)承载一个时隙块(也称为净荷块PB)。需要说明的是,图27只包含了净荷区的数据传输,OPU开销,OTN开销等的传输并未体现。一个时隙承载一个小颗粒速率Z兆比特每秒。假设一个具体业务速率为a×Z兆比特每秒,a为整数;对于具体业务速率小于a×Z兆比特每秒,其可添加些填充随机信息使得速率为a×Z兆比特每秒,其具体实现方式为本领域普通技术人员可知,此处不再赘述。如图27所示,一种数据控制和指示处理包含K个指示处理单元和一个控制单元。对于某一业务(定义为第一业务)数据传输,通过控制单元选取K个时隙中的a个时隙(定义为时隙TS#t1,TS#t2,…,TS#ta)来承载,具体时隙TS#t1,TS#t2,…,TS#ta收发端约定可知。对于K个时隙中未承载具体业务信息的时隙TS#tx,通过其对应的指示处理单元#tx指示其对应的时隙块承载的对象为填充。指示处理单元#tx指示其对应的时隙块承载的对象,可通过本实施例中描述的利用第一时隙块集合中的指示比特指示第二时隙集合中的字节所承载对象的状态来实现。Figure 27 is a schematic structural diagram of a data control and instruction process in this application. As shown in Figure 27, its data transmission includes multiple transmission cycles, each cycle contains K time slots, and each time slot TS#t (1≤t≤K) carries a time slot block (also called a payload block PB). It should be noted that Figure 27 only includes the data transmission in the payload area, and the transmission of OPU overhead, OTN overhead, etc. is not reflected. A time slot carries a small particle rate of Z megabits per second. Suppose a specific service rate is a×Z megabits per second, and a is an integer; for a specific service rate less than a×Z megabits per second, some padding random information can be added to make the rate a×Z megabits per second, where The specific implementation manner is known to those of ordinary skill in the art and will not be described in detail here. As shown in Figure 27, a data control and instruction process includes K instruction processing units and a control unit. For data transmission of a certain service (defined as the first service), the control unit selects a time slot among K time slots (defined as time slots TS#t 1 , TS#t 2 ,..., TS#t a ) To carry, the specific time slots TS#t 1 , TS#t 2 ,..., TS#t a can be known by the agreement between the transceiver and the receiving end. For the time slots TS# tx that do not carry specific service information among the K time slots, the corresponding indication processing unit #tx is used to indicate that the object carried by the corresponding time slot block is padding. Instructing the processing unit #t status to achieve.
当第一业务增大带宽为(a+Δ)×Z兆比特每秒时,通过控制单元新增Δ个时隙并通过其对应的指示处理单元指示处理单元指示处理单元指示其对应的时隙块承载对象类型,来实现传输增大带宽后的第一业务。When the bandwidth of the first service is increased to (a+Δ)×Z megabits per second, Δ time slots are added through the control unit and through its corresponding instruction processing unit Indicate processing unit Indicate processing unit Indicates the corresponding time slot block bearing object type to realize the transmission of the first service after the bandwidth is increased.
当第一业务减少带宽为(a-Δ)×Z兆比特每秒时,通过控制单元选取需减少的Δ个时隙并通过其对应的指示处理单元指示处理单元指示处理单元指示其对应的时隙块承载对象全为填充,来实现传输减少带宽后的第一业务。When the bandwidth of the first service is reduced to (a-Δ)×Z megabits per second, the control unit selects the Δ time slots that need to be reduced. and through its corresponding instruction processing unit Indicate processing unit Indicate processing unit Indicates that the corresponding time slot block bearer objects are all filled to realize the transmission of the first service after reducing the bandwidth.
应理解,本实施例考虑一个时隙块集合包括P=8个时隙块,每个时隙块包含V=1个指示比特和B=16个字节,时隙块集合中字节承载对象类型的状态N1=3,第三指示比特长度W=V×P=8。其可扩展到其他状态N1=4,其他P、V、B、W具体取值的情况。其具体实现方式可根据本实施例进行简单扩展,此处不再赘述。It should be understood that this embodiment considers that a time slot block set includes P = 8 time slot blocks, each time slot block contains V = 1 indicator bit and B = 16 bytes, and the bytes in the time slot block set carry objects The type state N 1 =3, the third indication bit length W=V×P=8. It can be extended to other states N 1 =4 and other specific values of P, V, B, and W. The specific implementation method can be simply extended according to this embodiment, and will not be described again here.
需要说明的是,以时隙块包括130比特为例,时隙块的长度较短,使得传输时延较低。每个时隙块中仅包含1个指示,开销较小为129/128-1=0.78%。同个时隙中8个周期共8个指示比特结合一起指示3种状态,可保证其中错任意2比特时仍能纠正,4个比特出错时可以被检测出来,使得所设计数据传输方法可靠性较高。It should be noted that, taking the time slot block including 130 bits as an example, the length of the time slot block is shorter, resulting in lower transmission delay. Each time slot block contains only 1 indication, and the overhead is as small as 129/128-1=0.78%. A total of 8 indicator bits in 8 cycles in the same time slot are combined to indicate 3 states, which can ensure that any 2 bit errors can still be corrected, and 4 bit errors can be detected, making the designed data transmission method reliable. higher.
需要说明的是,本申请提供了一种确定N1个预设的比特序列的具体实现方式,下面进行详细介绍。It should be noted that this application provides a specific implementation method for determining N 1 preset bit sequences, which will be introduced in detail below.
对于N1=2的情况,2个预设的比特序列分别记为第一比特序列和第二比特序列。第一比特序列全为0,第二比特序列全为1。或者,第一比特序列中的第一个比特为1,且第一比特序列中每相邻两个比特的取值不同。第二比特序列中的第一个比特为0,且第二比特序列中相邻两个比特的取值不同。For the case of N 1 =2, the two preset bit sequences are respectively recorded as the first bit sequence and the second bit sequence. The first bit sequence is all 0s, and the second bit sequence is all 1s. Or, the first bit in the first bit sequence is 1, and the values of every two adjacent bits in the first bit sequence are different. The first bit in the second bit sequence is 0, and the values of two adjacent bits in the second bit sequence are different.
对于N1>2的情况,需采用具有较好纠错和检错能力的比特序列组合。考虑到N1种预设的比特序列,每个比特序列长度W,其组合数目为当W>10,N1≥3时,组合数目上亿种。本实施例给出了一种基于线性分组码特性来设计包含N1种比特序列的集合。For the case where N 1 >2, a bit sequence combination with better error correction and error detection capabilities needs to be used. Considering N 1 preset bit sequences, each bit sequence is of length W, and the number of combinations is When W>10 and N 1 ≥3, the number of combinations is hundreds of millions. This embodiment provides a method to design a set containing N 1 bit sequences based on linear block code characteristics.
考虑一个线性分组码,其最小码距dmin,可纠g个错误,那么其满足如下约束:Consider a linear block code whose minimum code distance d min can correct g errors, then it satisfies the following constraints:
2g+1≤dmin≤2g+22g+1≤d min ≤2g+2
同时,给定线性分组码的信息比特长度k和码长n,其满足如下约束:
At the same time, given the information bit length k and code length n of the linear block code, it satisfies the following constraints:
线性分组码信息长度、码长、最小码距一些对应关系如下述表3所示。Some correspondences between linear block code information length, code length, and minimum code distance are shown in Table 3 below.
表3

table 3

给定预设比特序列数目或状态数N1,可以找到一个整数k0使得给定所期望的预设比特序列能纠错的比特数目g,选取一个整数dmin≥2g+1;接着,选取一个最小的整数n0使得也就是,存在一个码长为n0,信息比特长度为k0的线性分组码,其最小码距为dmin≥2g+1。所述线性分组码的码本包含个序列,选取其中的N1个序列作为所需设计包含N1种比特序列的集合。为了便于设计,不妨假设包含N1种比特序列的集合中包含一个全0的比特序列,考虑码重为dmin,dmin+1,…,dmin+Δ的W长比特序列,其中Δ为正整数,选取任意两个序列的汉明距离不小于dmin的比特序列组合,构成包含N1种比特序列的集合,其可用作N1个预设的比特指示序列。Given the preset number of bit sequences or the number of states N 1 , an integer k 0 can be found such that Given the expected number of error-correcting bits g of the preset bit sequence, select an integer d min ≥ 2g+1; then, select a minimum integer n 0 such that That is, there is a linear block code with code length n 0 and information bit length k 0 , and its minimum code distance is d min ≥ 2g+1. The codebook of the linear block code contains sequences, select N 1 sequences among them as the set of N 1 bit sequences required to be designed. In order to facilitate the design, it may be assumed that the set containing N 1 bit sequences contains a bit sequence of all 0s. Consider a W-long bit sequence with a code weight of d min , d min +1,..., d min +Δ, where Δ is Positive integer, select any two bit sequence combinations whose Hamming distance is not less than d min to form a set containing N 1 bit sequences, which can be used as N 1 preset bit indicator sequences.
需要说明的,上述包含N1种W长比特序列的集合,每个比特序列任意叠加一个W长的非零序列构成的新集合,也可用作N1个预设的比特指示序列。It should be noted that the above set includes N 1 kinds of W-long bit sequences. Each bit sequence is arbitrarily superposed with a new set composed of a W-long non-zero sequence. It can also be used as N 1 preset bit indication sequences.
在一种可能的实施方式中,W≥3。当N1=3或4时,N1个预设的比特序列中任意两个比特序列的汉明距离大于或等于在另一种可能的实施方式中,W≥3。当N1=5、6、7或8时,N1个预设的比特序列中任意两个比特序列的汉明距离大于或等于 In a possible implementation, W≥3. When N 1 =3 or 4, the Hamming distance of any two bit sequences among the N 1 preset bit sequences is greater than or equal to In another possible implementation, W≥3. When N 1 =5, 6, 7 or 8, the Hamming distance of any two bit sequences among the N 1 preset bit sequences is greater than or equal to
表4为包含4个比特长度为3的比特序列集合,其中每行3个比特构成1个比特序列。其4个比特序 列可用N1=4种预设比特序列来指示时隙块集合中B×P个字节所承载对象的4种状态。采用上述4个预设的比特指示序列,其最小汉明距离为2,可检测1比特错误。需要说明的是,该比特序列集合中的4个比特序列任意叠加一个3比特长度的非零序列构成的新集合,也可用作N1=4个预设的比特指示序列。所述叠加操作指的是两个比特序列进行比特异或操作。需要说明的是,将表4中的3列进行位置重新排列构成的新集合,也可作为N1=4个预设的比特指示序列。Table 4 is a set of bit sequences containing 4 bits with a length of 3, in which 3 bits in each row constitute a bit sequence. Its 4 bit sequence The column can use N 1 = 4 preset bit sequences to indicate 4 states of objects carried by B×P bytes in the time slot block set. Using the above 4 preset bit indication sequences, the minimum Hamming distance is 2, and 1 bit error can be detected. It should be noted that the 4 bit sequences in the bit sequence set are arbitrarily superimposed to form a new set composed of a 3-bit length non-zero sequence, which can also be used as N 1 =4 preset bit indication sequences. The superposition operation refers to performing a bit XOR operation on two bit sequences. It should be noted that the new set formed by rearranging the positions of the three columns in Table 4 can also be used as N 1 =4 preset bit indication sequences.
表4
Table 4
需要说明的是,对于N1=3种3比特长度的预设比特序列,其可从表4所述的4个比特长度为3的比特序列集合中选取任意3个比特序列作为预设比特序列。It should be noted that for N 1 =3 kinds of preset bit sequences with a length of 3 bits, any 3 bit sequences can be selected from the set of 4 bit sequences with a length of 3 described in Table 4 as the preset bit sequence. .
表5为包含4个比特长度为5的比特序列集合,其中每行5个比特构成1个比特序列。其4个比特序列可用N1=4种预设比特序列来指示时隙块集合中B×P个字节所承载对象的4种状态。采用上述4个预设的比特指示序列,其最小汉明距离为3,可纠1比特错误,检测2比特错误。需要说明的是,该比特序列集合中的4个比特序列任意叠加一个5比特长度的非零序列构成的新集合,也可用作N1=4个预设的比特指示序列。所述叠加操作指的是两个比特序列进行比特异或操作。需要说明的是,将表5中的5列进行位置重新排列构成的新集合,也可作为N1=4个预设的比特指示序列。Table 5 is a set of bit sequences containing 4 bits with a length of 5, in which 5 bits in each row constitute a bit sequence. Its 4 bit sequences can use N 1 =4 preset bit sequences to indicate the 4 states of the objects carried by B×P bytes in the time slot block set. Using the above 4 preset bit indication sequences, the minimum Hamming distance is 3, which can correct 1 bit error and detect 2 bit errors. It should be noted that the 4 bit sequences in the bit sequence set are arbitrarily superimposed to form a new set composed of a 5-bit length non-zero sequence, which can also be used as N 1 =4 preset bit indication sequences. The superposition operation refers to performing a bit XOR operation on two bit sequences. It should be noted that the new set formed by rearranging the positions of the five columns in Table 5 can also be used as N 1 =4 preset bit indication sequences.
表5
table 5
需要说明的是,对于N1=3种5比特长度的预设比特序列,其可从表5所述的4个比特长度为6的比特序列集合中选取任意3个比特序列作为预设比特序列。It should be noted that for N 1 =3 kinds of preset bit sequences of 5-bit length, any 3 bit sequences can be selected as the preset bit sequence from the set of 4 bit sequences with a length of 6 described in Table 5. .
表6为包含4个比特长度为6的比特序列集合,其中每行6个比特构成1个比特序列。其4个比特序列可用N1=4种预设比特序列来指示时隙块集合中B×P个字节所承载对象的4种状态。采用上述4个预设的比特指示序列,其最小汉明距离为4,可纠1比特错误,检测3比特错误。需要说明的是,该比特序列集合中的4个比特序列任意叠加一个6比特长度的非零序列构成的新集合,也可用作N1=4个预设的比特指示序列。其为本领域普通技术人员可知,此处不再赘述。需要说明的是,将表6中的6列进行位置重新排列构成的新集合,也可作为N1=4个预设的比特指示序列。Table 6 is a set of bit sequences containing 4 bits with a length of 6, in which 6 bits in each row constitute a bit sequence. Its 4 bit sequences can use N 1 =4 preset bit sequences to indicate the 4 states of the objects carried by B×P bytes in the time slot block set. Using the above 4 preset bit indication sequences, the minimum Hamming distance is 4, which can correct 1 bit error and detect 3 bit errors. It should be noted that the 4 bit sequences in the bit sequence set are arbitrarily superimposed to form a new set composed of a 6-bit length non-zero sequence, which can also be used as N 1 =4 preset bit indication sequences. It is known to those of ordinary skill in the art and will not be described in detail here. It should be noted that the new set formed by rearranging the positions of the 6 columns in Table 6 can also be used as N 1 =4 preset bit indication sequences.
表6
Table 6
需要说明的是,对于N1=3种6比特长度的预设比特序列,其可从表6所述的4个比特长度为6的比特序列集合中选取任意3个比特序列作为预设比特序列。需要说明的是,也可以将表6所述的比特序列集合中的4个比特序列任意叠加一个6比特长度的非零序列构成新的比特序列集合,再从所述新的比特序列集合中选取任意3个比特序列作为预设比特序列。It should be noted that for N 1 =3 kinds of preset bit sequences with a length of 6 bits, any 3 bit sequences can be selected as the preset bit sequences from the set of 4 bit sequences with a length of 6 described in Table 6 . It should be noted that the 4 bit sequences in the bit sequence set described in Table 6 can also be arbitrarily superimposed with a 6-bit length non-zero sequence to form a new bit sequence set, and then selected from the new bit sequence set. Any 3 bit sequences are used as preset bit sequences.
表7为包含4个比特长度为8的比特序列集合,其中每行8个比特构成1个比特序列。其4个比特序 列可用N1=4种预设比特序列来指示时隙块集合中B×P个字节所承载对象的4种状态。采用上述4个预设的比特指示序列,其最小汉明距离为5,可纠2比特错误,检测4比特错误。需要说明的是,该比特序列集合中的4个比特序列任意叠加一个8比特长度的非零序列构成的新集合,也可用作N1=4个预设的比特指示序列。其为本领域普通技术人员可知,此处不再赘述。需要说明的是,将表7中的8列进行位置重新排列构成的新集合,也可作为N1=4个预设的比特指示序列。Table 7 is a set of bit sequences containing 4 bits with a length of 8, in which 8 bits in each row constitute a bit sequence. Its 4 bit sequence The column can use N 1 = 4 preset bit sequences to indicate 4 states of objects carried by B×P bytes in the time slot block set. Using the above 4 preset bit indication sequences, the minimum Hamming distance is 5, which can correct 2-bit errors and detect 4-bit errors. It should be noted that the 4 bit sequences in the bit sequence set are arbitrarily superimposed to form a new set composed of a non-zero sequence of 8 bit length, which can also be used as N 1 =4 preset bit indication sequences. It is known to those of ordinary skill in the art and will not be described in detail here. It should be noted that the new set formed by rearranging the positions of the 8 columns in Table 7 can also be used as N 1 =4 preset bit indication sequences.
表7
Table 7
需要说明的是,对于N1=3种8比特长度的预设比特序列,其可从表7所述的4个比特长度为8的比特序列集合中选取任意3个比特序列作为预设比特序列。需要说明的是,也可以将表7所述的比特序列集合中的4个比特序列任意叠加一个8比特长度的非零序列构成新的比特序列集合,再从所述新的比特序列集合中选取任意3个比特序列作为预设比特序列。It should be noted that for N 1 =3 kinds of preset bit sequences with a length of 8 bits, any 3 bit sequences can be selected as the preset bit sequences from the set of 4 bit sequences with a length of 8 bits described in Table 7 . It should be noted that the 4 bit sequences in the bit sequence set described in Table 7 can also be arbitrarily superposed with a non-zero sequence of 8 bit length to form a new bit sequence set, and then selected from the new bit sequence set. Any 3 bit sequences are used as preset bit sequences.
表8为包含4个比特长度为8的比特序列集合,其中每行10个比特构成1个比特序列。其4个比特序列可用N1=4种预设比特序列来指示时隙块集合中B×P个字节所承载对象的4种状态。采用上述4个预设的比特指示序列,其最小汉明距离为6,可纠2比特错误,检测5比特错误。需要说明的是,该比特序列集合中的4个比特序列任意叠加一个10比特长度的非零序列构成的新集合,也可用作N1=4个预设的比特指示序列。其为本领域普通技术人员可知,此处不再赘述。需要说明的是,将表8中的10列进行位置重新排列构成的新集合,也可作为N1=4个预设的比特指示序列。Table 8 contains a set of 4 bit sequences with a length of 8 bits, in which 10 bits in each row constitute a bit sequence. Its 4 bit sequences can use N 1 =4 preset bit sequences to indicate the 4 states of the objects carried by B×P bytes in the time slot block set. Using the above 4 preset bit indication sequences, the minimum Hamming distance is 6, which can correct 2-bit errors and detect 5-bit errors. It should be noted that the 4 bit sequences in the bit sequence set are arbitrarily superimposed to form a new set composed of a 10-bit length non-zero sequence, which can also be used as N 1 =4 preset bit indication sequences. It is known to those of ordinary skill in the art and will not be described in detail here. It should be noted that the new set formed by rearranging the positions of the 10 columns in Table 8 can also be used as N 1 =4 preset bit indication sequences.
表8
Table 8
需要说明的是,对于N1=3种10比特长度的预设比特序列,其可从表8所述的4个比特长度为10的比特序列集合中选取任意3个比特序列作为预设比特序列。需要说明的是,也可以将表8所述的比特序列集合中的4个比特序列任意叠加一个10比特长度的非零序列构成新的比特序列集合,再从所述新的比特序列集合中选取任意3个比特序列作为预设比特序列。It should be noted that for N 1 =3 kinds of preset bit sequences with a length of 10 bits, any 3 bit sequences can be selected as the preset bit sequence from the set of 4 bit sequences with a length of 10 bits described in Table 8 . It should be noted that the 4 bit sequences in the bit sequence set described in Table 8 can also be arbitrarily superposed with a 10-bit length non-zero sequence to form a new bit sequence set, and then selected from the new bit sequence set. Any 3 bit sequences are used as preset bit sequences.
表9为包含4个比特长度为11的比特序列集合,其中每行11个比特构成1个比特序列。其4个比特序列可用N1=4种预设比特序列来指示时隙块集合中B×P个字节所承载对象的4种状态。采用上述4个预设的比特指示序列,其最小汉明距离为7,可纠3比特错误,检测6比特错误。需要说明的是,该比特序列集合中的4个比特序列任意叠加一个11比特长度的非零序列构成的新集合,也可用作N1=4个预设的比特指示序列。其为本领域普通技术人员可知,此处不再赘述。需要说明的是,将表9中的11列进行位置重新排列构成的新集合,也可作为N1=4个预设的比特指示序列。Table 9 is a set of bit sequences containing 4 bits with a length of 11, in which 11 bits in each row constitute a bit sequence. Its 4 bit sequences can use N 1 =4 preset bit sequences to indicate the 4 states of the objects carried by B×P bytes in the time slot block set. Using the above 4 preset bit indication sequences, the minimum Hamming distance is 7, which can correct 3-bit errors and detect 6-bit errors. It should be noted that the 4 bit sequences in the bit sequence set are arbitrarily superimposed to form a new set composed of a non-zero sequence with a length of 11 bits, which can also be used as N 1 =4 preset bit indication sequences. It is known to those of ordinary skill in the art and will not be described in detail here. It should be noted that the new set formed by rearranging the positions of the 11 columns in Table 9 can also be used as N 1 =4 preset bit indication sequences.
表9
Table 9
需要说明的是,对于N1=3种11比特长度的预设比特序列,其可从表9所述的4个比特长度为11的比特序列集合中选取任意3个比特序列作为预设比特序列。需要说明的是,也可以将表9所述的比特序列集合中的4个比特序列任意叠加一个11比特长度的非零序列构成新的比特序列集合,再从所述新的比特 序列集合中选取任意3个比特序列作为预设比特序列。It should be noted that for N 1 =3 kinds of preset bit sequences with a length of 11 bits, any 3 bit sequences can be selected as the preset bit sequence from the set of 4 bit sequences with a length of 11 bits described in Table 9 . It should be noted that the 4 bit sequences in the bit sequence set described in Table 9 can also be arbitrarily superimposed with a non-zero sequence of 11 bits in length to form a new bit sequence set, and then the new bit sequence can be Select any 3 bit sequences from the sequence set as the preset bit sequence.
表10为包含4个比特长度为12的比特序列集合,其中每行12个比特构成1个比特序列。其4个比特序列可用N1=4种预设比特序列来指示时隙块集合中B×P个字节所承载对象的4种状态。采用上述4个预设的比特指示序列,其最小汉明距离为8,可纠3比特错误,检测7比特错误。需要说明的是,该比特序列集合中的4个比特序列任意叠加一个12比特长度的非零序列构成的新集合,也可用作N1=4个预设的比特指示序列。其为本领域普通技术人员可知,此处不再赘述。需要说明的是,将表10中的12列进行位置重新排列构成的新集合,也可作为N1=4个预设的比特指示序列。Table 10 contains a set of 4 bit sequences with a length of 12 bits, in which 12 bits in each row constitute a bit sequence. Its 4 bit sequences can use N 1 =4 preset bit sequences to indicate the 4 states of the objects carried by B×P bytes in the time slot block set. Using the above 4 preset bit indication sequences, the minimum Hamming distance is 8, which can correct 3-bit errors and detect 7-bit errors. It should be noted that the 4 bit sequences in the bit sequence set are arbitrarily superimposed to form a new set composed of a 12-bit length non-zero sequence, which can also be used as N 1 =4 preset bit indication sequences. It is known to those of ordinary skill in the art and will not be described in detail here. It should be noted that the new set formed by rearranging the positions of the 12 columns in Table 10 can also be used as N 1 =4 preset bit indication sequences.
表10
Table 10
需要说明的是,对于N1=3种12比特长度的预设比特序列,其可从表10所述的4个比特长度为12的比特序列集合中选取任意3个比特序列作为预设比特序列。需要说明的是,也可以将表10所述的比特序列集合中的4个比特序列任意叠加一个12比特长度的非零序列构成新的比特序列集合,再从所述新的比特序列集合中选取任意3个比特序列作为预设比特序列。It should be noted that for N 1 =3 kinds of preset bit sequences with a length of 12 bits, any 3 bit sequences can be selected as the preset bit sequence from the set of 4 bit sequences with a length of 12 bits described in Table 10 . It should be noted that the 4 bit sequences in the bit sequence set described in Table 10 can also be arbitrarily superimposed with a 12-bit length non-zero sequence to form a new bit sequence set, and then selected from the new bit sequence set. Any 3 bit sequences are used as preset bit sequences.
表11为包含4个比特长度为14的比特序列集合,其中每行14个比特构成1个比特序列。其4个比特序列可用N1=4种预设比特序列来指示时隙块集合中B×P个字节所承载对象的4种状态。采用上述4个预设的比特指示序列,其最小汉明距离为9,可纠4比特错误,检测8比特错误。需要说明的是,该比特序列集合中的4个比特序列任意叠加一个14比特长度的非零序列构成的新集合,也可用作N1=4个预设的比特指示序列。其为本领域普通技术人员可知,此处不再赘述。需要说明的是,将表11中的14列进行位置重新排列构成的新集合,也可作为N1=4个预设的比特指示序列。Table 11 contains a set of 4 bit sequences with a length of 14 bits, in which 14 bits in each row constitute a bit sequence. Its 4 bit sequences can use N 1 =4 preset bit sequences to indicate the 4 states of the objects carried by B×P bytes in the time slot block set. Using the above 4 preset bit indication sequences, the minimum Hamming distance is 9, which can correct 4-bit errors and detect 8-bit errors. It should be noted that the 4 bit sequences in the bit sequence set are arbitrarily superimposed to form a new set composed of a 14-bit length non-zero sequence, which can also be used as N 1 =4 preset bit indication sequences. It is known to those of ordinary skill in the art and will not be described in detail here. It should be noted that the new set formed by rearranging the positions of the 14 columns in Table 11 can also be used as N 1 =4 preset bit indication sequences.
表11
Table 11
需要说明的是,对于N1=3种14比特长度的预设比特序列,其可从表11所述的4个比特长度为14的比特序列集合中选取任意3个比特序列作为预设比特序列。需要说明的是,也可以将表11所述的比特序列集合中的4个比特序列任意叠加一个14比特长度的非零序列构成新的比特序列集合,再从所述新的比特序列集合中选取任意3个比特序列作为预设比特序列。It should be noted that for N 1 =3 kinds of preset bit sequences with a length of 14 bits, any 3 bit sequences can be selected as the preset bit sequences from the set of 4 bit sequences with a length of 14 bits described in Table 11. . It should be noted that the 4 bit sequences in the bit sequence set described in Table 11 can also be arbitrarily superimposed with a 14-bit length non-zero sequence to form a new bit sequence set, and then selected from the new bit sequence set. Any 3 bit sequences are used as preset bit sequences.
表12为包含4个比特长度为16的比特序列集合,其中每行16个比特构成1个比特序列。其4个比特序列可用N1=4种预设比特序列来指示时隙块集合中B×P个字节所承载对象的4种状态。采用上述4个预设的比特指示序列,其最小汉明距离为10,可纠4比特错误,检测9比特错误。需要说明的是,该比特序列集合中的4个比特序列任意叠加一个16比特长度的非零序列构成的新集合,也可用作N1=4个预设的比特指示序列。其为本领域普通技术人员可知,此处不再赘述。需要说明的是,将表12中的16列进行位置重新排列构成的新集合,也可作为N1=4个预设的比特指示序列。Table 12 contains a set of 4 bit sequences with a length of 16 bits, in which 16 bits in each row constitute a bit sequence. Its 4 bit sequences can use N 1 =4 preset bit sequences to indicate the 4 states of the objects carried by B×P bytes in the time slot block set. Using the above 4 preset bit indication sequences, the minimum Hamming distance is 10, which can correct 4 bit errors and detect 9 bit errors. It should be noted that the 4 bit sequences in the bit sequence set are arbitrarily superimposed to form a new set composed of a 16-bit length non-zero sequence, which can also be used as N 1 =4 preset bit indication sequences. It is known to those of ordinary skill in the art and will not be described in detail here. It should be noted that the new set formed by rearranging the positions of the 16 columns in Table 12 can also be used as N 1 =4 preset bit indication sequences.
表12

Table 12

需要说明的是,对于N1=3种16比特长度的预设比特序列,其可从表12所述的4个比特长度为14的比特序列集合中选取任意3个比特序列作为预设比特序列。需要说明的是,也可以将表12所述的比特序列集合中的4个比特序列任意叠加一个16比特长度的非零序列构成新的比特序列集合,再从所述新的比特序列集合中选取任意3个比特序列作为预设比特序列。也可以将表12所述的比特序列集合中的4个比特序列任意叠加一个16比特长度的非零序列构成新的比特序列集合,再将比特序列集合按列进行位置重排序构成另一个比特序列集合,再从所述另一个比特序列集合中选取任意3个比特序列作为预设比特序列。也可以将表12所述的比特序列集合中的4个比特序列按列进行位置重排序构成新的比特序列集合,再将新的比特序列集合任意叠加一个16比特长度的非零序列构成另一个比特序列集合,再从所述另一个比特序列集合中选取任意3个比特序列作为预设比特序列。It should be noted that for N 1 =3 kinds of preset bit sequences with a length of 16 bits, any 3 bit sequences can be selected as the preset bit sequences from the set of 4 bit sequences with a length of 14 bits described in Table 12 . It should be noted that the 4 bit sequences in the bit sequence set described in Table 12 can also be arbitrarily superimposed with a 16-bit length non-zero sequence to form a new bit sequence set, and then selected from the new bit sequence set. Any 3 bit sequences are used as preset bit sequences. You can also arbitrarily superimpose the 4 bit sequences in the bit sequence set described in Table 12 with a 16-bit length non-zero sequence to form a new bit sequence set, and then reorder the bit sequence set by column to form another bit sequence. set, and then select any 3 bit sequences from the other set of bit sequences as the preset bit sequence. You can also reorder the 4 bit sequences in the bit sequence set described in Table 12 by column to form a new bit sequence set, and then arbitrarily superimpose a 16-bit non-zero sequence on the new bit sequence set to form another bit sequence set, and then select any 3 bit sequences from the other bit sequence set as the preset bit sequence.
下面对本申请提供的数据传输装置进行介绍。The data transmission device provided by this application is introduced below.
图28为本申请实施例中数据传输装置的一种结构示意图。如图28所示,该数据处理装置包括映射单元501和发送单元502。映射单元501用于执行上述步骤401的操作。发送单元502用于执行上述步骤402的操作。具体可以参照上述数据传输方法中的相关介绍,此处不再赘述。Figure 28 is a schematic structural diagram of a data transmission device in an embodiment of the present application. As shown in Figure 28, the data processing device includes a mapping unit 501 and a sending unit 502. The mapping unit 501 is used to perform the operation of step 401 above. The sending unit 502 is used to perform the operation of step 402 above. For details, please refer to the relevant introduction in the above data transmission method, and will not be repeated here.
图29为本申请实施例中数据传输装置的另一种结构示意图。如图29所示,该数据处理装置包括接收单元601和解映射单元602。接收单元601用于接收数据帧,解映射单元602用于对数据帧进行解映射得到数据。具体可以参照上述数据传输方法中的相关介绍,此处不再赘述。Figure 29 is another schematic structural diagram of a data transmission device in an embodiment of the present application. As shown in Figure 29, the data processing device includes a receiving unit 601 and a demapping unit 602. The receiving unit 601 is used to receive data frames, and the demapping unit 602 is used to demap the data frames to obtain data. For details, please refer to the relevant introduction in the above data transmission method, and will not be repeated here.
应理解,本申请提供的装置也可以通过其他方式实现。例如,上述装置中的单元划分仅仅是一种逻辑功能划分,实际实现时可以有另外的划分方式,例如,多个单元或组件可以结合或可以集成到另一个系统。另外,本申请各个实施例中的各功能单元可以集成在一个处理单元中,也可以是各个独立的物理单元,也可以是两个或两个以上个功能单元集成在一个处理单元中。上述集成的单元既可以采用硬件的形式实现,也可以采用软件功能单元的形式实现。It should be understood that the device provided in this application can also be implemented in other ways. For example, the unit division in the above device is only a logical function division, and there may be other division methods in actual implementation. For example, multiple units or components may be combined or integrated into another system. In addition, each functional unit in various embodiments of the present application can be integrated into one processing unit, or it can be an independent physical unit, or two or more functional units can be integrated into one processing unit. The above integrated units can be implemented in the form of hardware or software functional units.
图30为本申请实施例中数据传输装置的另一种结构示意图。如图30所示,数据处理装置包括处理器701、存储器702和收发器703。该处理器701、存储器702和收发器703通过线路相互连接。其中,存储器702用于存储程序指令和数据。具体地,处理器701用于执行对数据进行映射或对数据帧进行解映射的操作,收发器603用于执行数据帧的收发操作。在一种可能的实施方式中,处理器701可以包括上述图28所示的映射单元501,收发器703可以包括上述图28所示的发送单元502。在另一种可能的实施方式中,处理器701可以包括上述图29所示的解映射单元602,收发器703可以包括上述图29所示的接收单元601。Figure 30 is another schematic structural diagram of a data transmission device in an embodiment of the present application. As shown in Figure 30, the data processing device includes a processor 701, a memory 702 and a transceiver 703. The processor 701, memory 702 and transceiver 703 are connected to each other via lines. Among them, memory 702 is used to store program instructions and data. Specifically, the processor 701 is used to perform operations of mapping data or demapping data frames, and the transceiver 603 is used to perform operations of sending and receiving data frames. In a possible implementation, the processor 701 may include the mapping unit 501 shown in FIG. 28 , and the transceiver 703 may include the sending unit 502 shown in FIG. 28 . In another possible implementation, the processor 701 may include the demapping unit 602 shown in FIG. 29 above, and the transceiver 703 may include the receiving unit 601 shown in FIG. 29 above.
需要说明的是,上述图30中所示的处理器可以采用通用的中央处理器(Central Processing Unit,CPU),通用处理器、数字信号处理器(DSP)、专用集成电路(ASIC)、现场可编程门阵列(FPGA)或者其他可编程逻辑器件、晶体管逻辑器件、硬件部件或者其任意组合。上述图30中所示的存储器可以存储操作系统和其他应用程序。在通过软件或者固件来实现本申请实施例提供的技术方案时,用于实现本申请实施例提供的技术方案的程序代码保存在存储器中,并由处理器来执行。在一实施例中,处理器内部可以包括存储器。在另一实施例中,处理器和存储器是两个独立的结构。It should be noted that the processor shown in Figure 30 above can be a general-purpose central processing unit (CPU), a general-purpose processor, a digital signal processor (DSP), an application-specific integrated circuit (ASIC), or an on-site processor. Programmable gate array (FPGA) or other programmable logic devices, transistor logic devices, hardware components, or any combination thereof. The memory shown in Figure 30 above can store the operating system and other application programs. When the technical solutions provided by the embodiments of this application are implemented through software or firmware, the program code used to implement the technical solutions provided by the embodiments of this application is stored in the memory and executed by the processor. In one embodiment, the processor may include memory internally. In another embodiment, the processor and memory are two separate structures.
所属领域的技术人员可以清楚地了解到,为描述的方便和简洁,上述描述的系统,装置和单元的具体工作过程,可以参考前述方法实施例中的对应过程,在此不再赘述。Those skilled in the art can clearly understand that for the convenience and simplicity of description, the specific working processes of the above-described systems, devices and units can be referred to the corresponding processes in the foregoing method embodiments, and will not be described again here.
本领域普通技术人员可以理解实现上述实施例的全部或部分步骤可以通过硬件来完成,也可以通过程序来指令相关的硬件完成,所述的程序可以存储于一种计算机可读存储介质中,上述提到的存储介质可以是只读存储器,随机接入存储器等。上述的这些功能究竟以硬件还是软件方式来执行,取决于技术方案的特定应用和设计约束条件。专业技术人员可以对每个特定的应用来使用不同方法来实现所描述的功能,但是这种实现不应认为超出本申请的范围。Those of ordinary skill in the art can understand that all or part of the steps to implement the above embodiments can be completed by hardware, or can be completed by instructing relevant hardware through a program. The program can be stored in a computer-readable storage medium. The above-mentioned The storage media mentioned may be read-only memory, random access memory, etc. Whether these functions are performed in hardware or software depends on the specific application and design constraints of the technical solution. Skilled artisans may implement the described functionality using different methods for each specific application, but such implementations should not be considered beyond the scope of this application.
当使用软件实现时,上述实施例描述的方法步骤可以全部或部分地以计算机程序产品的形式实现。所述计算机程序产品包括一个或多个计算机指令。在计算机上加载和执行所述计算机程序指令时,全部或部分地产生按照本申请实施例所述的流程或功能。所述计算机可以是通用计算机、专用计算机、计算机网络、 或者其他可编程装置。所述计算机指令可以存储在计算机可读存储介质中,或者从一个计算机可读存储介质向另一个计算机可读存储介质传输,例如,所述计算机指令可以从一个网站站点、计算机、服务器或数据中心通过有线(例如同轴电缆、光纤、数字用户线(DSL))或无线(例如红外、无线、微波等)方式向另一个网站站点、计算机、服务器或数据中心进行传输。所述计算机可读存储介质可以是计算机能够存取的任何可用介质或者是包含一个或多个可用介质集成的服务器、数据中心等数据存储设备。所述可用介质可以是磁性介质,(例如,软盘、硬盘、磁带)、光介质(例如,DVD)、或者半导体介质(例如固态硬盘Solid State Disk(SSD))等。 When implemented using software, the method steps described in the above embodiments may be implemented in whole or in part in the form of a computer program product. The computer program product includes one or more computer instructions. When the computer program instructions are loaded and executed on a computer, the processes or functions described in the embodiments of the present application are generated in whole or in part. The computer may be a general-purpose computer, a special-purpose computer, a computer network, or other programmable device. The computer instructions may be stored in or transmitted from one computer-readable storage medium to another, e.g., the computer instructions may be transferred from a website, computer, server, or data center Transmission to another website, computer, server or data center by wired (such as coaxial cable, optical fiber, digital subscriber line (DSL)) or wireless (such as infrared, wireless, microwave, etc.) means. The computer-readable storage medium may be any available medium that can be accessed by a computer or a data storage device such as a server, data center, etc. that contains one or more available media integrated. The available media may be magnetic media (eg, floppy disk, hard disk, magnetic tape), optical media (eg, DVD), or semiconductor media (eg, Solid State Disk (SSD)), etc.

Claims (52)

  1. 一种数据传输方法,其特征在于,包括:A data transmission method, characterized by including:
    将数据映射到数据帧,所述数据帧包括多个时隙块集合,每个所述时隙块集合包括P个时隙块,每个所述时隙块包括V个指示比特和B个字节,整数V≥1,整数B≥1,所述B个字节承载的对象包括数据和填充中的至少一个,每个所述时隙块集合包括字节集合,所述字节集合包括所述时隙块集合中每个时隙块的B个字节共B×P个字节,每个所述时隙块集合包括指示比特集合,所述指示比特集合包括所述时隙块集合中每个时隙块的V个指示比特共V×P个指示比特,所述指示比特集合中W个指示比特为N1个预设的比特序列中的一种,整数P≥2,整数N1≥1,1<W≤V×P,所述N1个预设的比特序列中任意两个比特序列的汉明距离大于或等于2;Mapping data to a data frame, the data frame including a plurality of time slot block sets, each of the time slot block sets including P time slot blocks, each of the time slot blocks including V indication bits and B words section, the integer V≥1, the integer B≥1, the objects carried by the B bytes include at least one of data and padding, each of the time slot block sets includes a byte set, and the byte set includes all B bytes of each time slot block in the time slot block set, a total of B×P bytes, each of the time slot block set includes an indication bit set, and the indication bit set includes the time slot block set The V indication bits of each time slot block total V×P indication bits, and the W indication bits in the indication bit set are one of N 1 preset bit sequences, integer P ≥ 2, integer N 1 ≥1, 1<W≤V×P, the Hamming distance of any two bit sequences among the N 1 preset bit sequences is greater than or equal to 2;
    发送所述数据帧。Send the data frame.
  2. 根据权利要求1所述的方法,其特征在于,W≥3;The method according to claim 1, characterized in that, W≥3;
    当N1=3或4时,所述N1个预设的比特序列中任意两个比特序列的汉明距离大于或等于 When N 1 =3 or 4, the Hamming distance of any two bit sequences among the N 1 preset bit sequences is greater than or equal to
    当N1=5或6或7或8时,所述N1个预设的比特序列中任意两个比特序列的汉明距离大于或等于 When N 1 =5 or 6 or 7 or 8, the Hamming distance of any two bit sequences among the N 1 preset bit sequences is greater than or equal to
    其中,表示对实数a进行向下取整。in, Indicates rounding down the real number a.
  3. 根据权利要求1或2所述的方法,其特征在于,V=1,所述指示比特在所述时隙块的第一个比特位置。The method according to claim 1 or 2, characterized in that, V=1, and the indication bit is at the first bit position of the time slot block.
  4. 根据权利要求1或2所述的方法,其特征在于,V>1,每个所述时隙块中V个指示比特的其中两个指示比特之间间隔的比特数大于或等于8。The method according to claim 1 or 2, characterized in that, V>1, and the number of bits spaced between two of the V indication bits in each of the time slot blocks is greater than or equal to 8.
  5. 根据权利要求4所述的方法,其特征在于,每个所述时隙块中V个指示比特的任意两个指示比特之间间隔的比特数大于或等于8。The method according to claim 4, characterized in that the number of bits separated between any two indication bits of the V indication bits in each time slot block is greater than or equal to 8.
  6. 根据权利要求4或5所述的方法,其特征在于,V=2,每个所述时隙块中2个指示比特分别在所述时隙块的第一个比特位置和最后一个比特位置;The method according to claim 4 or 5, characterized in that, V=2, 2 indicator bits in each time slot block are respectively at the first bit position and the last bit position of the time slot block;
    或者,or,
    每个所述时隙块中2个指示比特的其中一个指示比特在所述时隙块的第一个比特位置,所述2个指示比特之间间隔或者个字节,其中,表示对实数a进行向下取整,表示对实数a进行向上取整。One of the two indication bits in each time slot block is at the first bit position of the time slot block, and there is an interval between the two indication bits. or bytes, among which, means rounding down the real number a, Indicates rounding up the real number a.
  7. 根据权利要求1至6中任一项所述的方法,其特征在于,N1=2,所述N1个预设的比特序列包括第一比特序列和第二比特序列,所述第一比特序列和所述第二比特序列的长度都为W;The method according to any one of claims 1 to 6, characterized in that, N 1 =2, the N 1 preset bit sequences include a first bit sequence and a second bit sequence, and the first bit sequence The length of both the sequence and the second bit sequence is W;
    所述第一比特序列全为0,所述第二比特序列全为1;The first bit sequence is all 0s, and the second bit sequence is all 1s;
    或者,or,
    所述第一比特序列的第一个比特为1,且所述第一比特序列中相邻两个比特的取值不同;所述第二比特序列的第一个比特为0,且所述第二比特序列中相邻两个比特的取值不同。The first bit of the first bit sequence is 1, and the values of two adjacent bits in the first bit sequence are different; the first bit of the second bit sequence is 0, and the value of the second bit sequence is 0. The values of two adjacent bits in a two-bit sequence are different.
  8. 根据权利要求1至7中任一项所述的方法,其特征在于,所述P个时隙块中每相邻两个时隙块在所述数据帧中的间隔相同。The method according to any one of claims 1 to 7, characterized in that every two adjacent time slot blocks in the P time slot blocks have the same interval in the data frame.
  9. 根据权利要求1至8中任一项所述的方法,其特征在于,所述B的取值为8、16、24、32、48或64。The method according to any one of claims 1 to 8, characterized in that the value of B is 8, 16, 24, 32, 48 or 64.
  10. 根据权利要求1至9中任一项所述的方法,其特征在于,所述多个时隙块集合包括第一时隙块集合,所述第一时隙块集合包括第一指示比特集合和第一字节集合,所述第一指示比特集合中的W个指示比特用于指示所述第一字节集合所承载的数据的数量和/或填充的数量和/或数据的位置和/或填充的位置。The method according to any one of claims 1 to 9, characterized in that the plurality of time slot block sets include a first time slot block set, and the first time slot block set includes a first indication bit set and A first set of bytes, and the W indication bits in the first set of indication bits are used to indicate the amount of data carried by the first set of bytes and/or the amount of padding and/or the location of the data and/or Filled position.
  11. 根据权利要求1至9中任一项所述的方法,其特征在于,所述多个时隙块集合包括第一时隙块集合和第二时隙块集合,所述第一时隙块集合包括第一指示比特集合和第一字节集合,所述第二时隙块集合包括第二指示比特集合和第二字节集合,所述第一指示比特集合中的W个指示比特用于指示所述第二字节集合所承载的数据的数量和/或填充的数量和/或数据的位置和/或填充的位置。The method according to any one of claims 1 to 9, characterized in that the plurality of time slot block sets include a first time slot block set and a second time slot block set, and the first time slot block set It includes a first indication bit set and a first byte set, the second time slot block set includes a second indication bit set and a second byte set, and W indication bits in the first indication bit set are used to indicate The amount of data and/or the amount of padding and/or the location of data and/or the location of padding carried by the second byte set.
  12. 根据权利要求1至9中任一项所述的方法,其特征在于,所述多个时隙块集合包括第一时隙块集合、第二时隙块集合和第三时隙块集合,所述第一时隙块集合包括第一指示比特集合和第一字节集合,所述第二时隙块集合包括第二指示比特集合和第二字节集合,所述第三时隙块集合包括第三指示比特集合和第三字节集合,N1个预设的比特序列包括第一类比特序列和第二类比特序列; The method according to any one of claims 1 to 9, characterized in that the plurality of time slot block sets include a first time slot block set, a second time slot block set and a third time slot block set, so The first time slot block set includes a first indication bit set and a first byte set, the second time slot block set includes a second indication bit set and a second byte set, and the third time slot block set includes The third indication bit set and the third byte set, N 1 preset bit sequences include the first type of bit sequence and the second type of bit sequence;
    当所述第一指示比特集合中的W个指示比特为所述第一类比特序列时,所述第一指示比特集合中的W个指示比特用于指示所述第二字节集合所承载的数据的数量和/或填充的数量和/或数据的位置和/或填充的位置;When the W indication bits in the first indication bit set are the first type of bit sequence, the W indication bits in the first indication bit set are used to indicate the data carried by the second byte set. the amount of data and/or the amount of padding and/or the location of data and/or the location of padding;
    当所述第一指示比特集合中的W个指示比特为所述第二类比特序列时,所述第一指示比特集合中的W个指示比特用于指示所述第三字节集合所承载的数据的数量和/或填充的数量和/或数据的位置和/或填充的位置。When the W indication bits in the first indication bit set are the second type bit sequence, the W indication bits in the first indication bit set are used to indicate the third byte set carried The amount of data and/or the amount of padding and/or the location of data and/or the location of padding.
  13. 一种数据传输方法,其特征在于,包括:A data transmission method, characterized by including:
    将数据映射到数据帧,所述数据帧包括多个时隙块,每个所述时隙块包括V个指示比特和B个字节,整数V≥2,整数B≥1,所述B个字节承载的对象包括数据和填充中的至少一个,所述V个指示比特的其中两个指示比特之间间隔的比特数大于或等于8,所述V个指示比特为N个预设的比特序列中的一种,所述N个预设的比特序列中任意两个比特序列的汉明距离大于或等于2,整数N≥2,每个所述预设的比特序列用于指示所述B个字节所承载对象的类型,所述B个字节所承载对象的类型为对象类型集合的其中一种,所述对象类型集合包括所述B个字节承载的对象都是数据、所述B个字节承载的对象都是填充和所述B个字节承载的对象包括数据和填充;Data is mapped to a data frame, the data frame includes a plurality of time slot blocks, each of the time slot blocks includes V indication bits and B bytes, an integer V≥2, an integer B≥1, and the B The object carried by the byte includes at least one of data and padding. The number of bits spaced between two of the V indication bits is greater than or equal to 8. The V indication bits are N preset bits. One of the sequences, the Hamming distance of any two bit sequences among the N preset bit sequences is greater than or equal to 2, the integer N≥2, each of the preset bit sequences is used to indicate the B The type of object carried by B bytes, the type of object carried by B bytes is one of the object type sets, and the object type set includes the objects carried by the B bytes, which are all data, the The objects carried by B bytes are all padding and the objects carried by the B bytes include data and padding;
    发送所述数据帧。Send the data frame.
  14. 根据权利要13所述的方法,其特征在于,V=2,N=2;2个预设的比特序列分别为00和11,或者,2个预设的比特序列分别为01和10。The method according to claim 13, characterized in that V=2, N=2; the two preset bit sequences are 00 and 11 respectively, or the two preset bit sequences are 01 and 10 respectively.
  15. 根据权利要14所述的方法,其特征在于,2个指示比特分别在所述时隙块的第一个比特位置和最后一个比特位置;The method according to claim 14, characterized in that the two indicator bits are respectively at the first bit position and the last bit position of the time slot block;
    或者,or,
    2个指示比特的其中一个指示比特在所述时隙块的第一个比特位置,所述2个指示比特之间间隔或者个字节,其中,表示对实数a进行向下取整,表示对实数a进行向上取整。One of the two indication bits is at the first bit position of the time slot block, and there is an interval between the two indication bits. or bytes, among which, means rounding down the real number a, Indicates rounding up the real number a.
  16. 根据权利要13所述的方法,其特征在于,V=3,N=2;2个预设的比特序列分别为000和111,或者,2个预设的比特序列分别为110和001,或者,2个预设的比特序列分别为101和010,或者,2个预设的比特序列分别为011和100。The method according to claim 13, characterized in that V=3, N=2; the two preset bit sequences are 000 and 111 respectively, or the two preset bit sequences are 110 and 001 respectively, or , the 2 preset bit sequences are 101 and 010 respectively, or the 2 preset bit sequences are 011 and 100 respectively.
  17. 根据权利要16所述的方法,其特征在于,3个指示比特中第一指示比特在所述时隙块的第一个比特位置,3个指示比特中第二指示比特与所述第一指示比特之间间隔或者个字节,3个指示比特中第三指示比特在所述时隙块的最后一个比特位置;The method according to claim 16, characterized in that the first indication bit among the three indication bits is at the first bit position of the time slot block, and the second indication bit among the three indication bits is the same as the first indication bit. space between bits or Bytes, the third indication bit among the 3 indication bits is at the last bit position of the time slot block;
    或者,or,
    3个指示比特中第一指示比特在所述时隙块的第一个比特位置,3个指示比特中第二指示比特在所述时隙块的第二个比特位置,3个指示比特中第三指示比特在所述时隙块的最后一个比特位置;The first indication bit among the 3 indication bits is at the first bit position of the timeslot block, the second indication bit among the 3 indication bits is at the second bit position of the timeslot block, and the 3rd indication bit among the 3 indication bits is at the second bit position of the timeslot block. Three indicator bits are at the last bit position of the slot block;
    或者,or,
    3个指示比特中第一指示比特在所述时隙块的第一个比特位置,3个指示比特中第二指示比特在所述时隙块的第二个比特位置,3个指示比特中第三指示比特与所述第二指示比特之间间隔或者个字节;The first indication bit among the 3 indication bits is at the first bit position of the timeslot block, the second indication bit among the 3 indication bits is at the second bit position of the timeslot block, and the 3rd indication bit among the 3 indication bits is at the second bit position of the timeslot block. The interval between the three indication bits and the second indication bit or bytes;
    或者,or,
    3个指示比特中第一指示比特在所述时隙块的第一个比特位置,3个指示比特中第二指示比特与所述第一指示比特之间间隔B个字节,3个指示比特中第三指示比特在所述时隙块的最后一个比特位置;The first indication bit among the 3 indication bits is at the first bit position of the time slot block, the second indication bit among the 3 indication bits is spaced B bytes from the first indication bit, and the 3 indication bits The third indication bit is at the last bit position of the time slot block;
    其中,表示对实数a进行向下取整,表示对实数a进行向上取整。in, means rounding down the real number a, Indicates rounding up the real number a.
  18. 根据权利要求13至16中任一项所述的方法,其特征在于,所述V个指示比特中任意两个指示比特之间间隔的比特数大于或等于8。The method according to any one of claims 13 to 16, characterized in that the number of bits separated between any two indication bits among the V indication bits is greater than or equal to 8.
  19. 根据权利要求13至17中任一项所述的方法,其特征在于,所述B的取值为8、16、24、32、48或64。The method according to any one of claims 13 to 17, characterized in that the value of B is 8, 16, 24, 32, 48 or 64.
  20. 根据权利要求13至18中任一项所述的方法,其特征在于,所述对象类型集合包括所述B个字节承载的对象都是数据和所述B个字节承载的对象都是填充。 The method according to any one of claims 13 to 18, characterized in that the set of object types includes that the objects carried by the B bytes are all data and the objects carried by the B bytes are all padding. .
  21. 根据权利要求13至18中任一项所述的方法,其特征在于,所述对象类型集合包括所述B个字节承载的对象都是数据和所述B个字节承载的对象包括固定数量的数据和填充。The method according to any one of claims 13 to 18, characterized in that the set of object types includes that the objects carried by the B bytes are all data and the objects carried by the B bytes include a fixed number. data and padding.
  22. 根据权利要求20或21所述的方法,其特征在于,所述V个指示比特用于指示所述B个字节承载的数据的数量和/或填充的数量和/或数据的位置和/或填充的位置。The method according to claim 20 or 21, characterized in that the V indication bits are used to indicate the amount of data carried by the B bytes and/or the amount of padding and/or the position of the data and/or Filled position.
  23. 根据权利要求13至22中任一项所述的方法,其特征在于,所述B个字节承载的对象包括数据和填充,在所述B个字节中用于承载数据的字节位于用于承载填充的字节之前。The method according to any one of claims 13 to 22, characterized in that the objects carried by the B bytes include data and padding, and the bytes used for carrying data among the B bytes are located at before the bytes carrying padding.
  24. 根据权利要求13至23中任一项所述的方法,其特征在于,所述B个字节承载的对象包括填充,所述B个字节中用于承载填充的部分比特为预设的指示序列中的一种,所述指示序列包括多个比特;The method according to any one of claims 13 to 23, characterized in that the objects carried by the B bytes include padding, and some of the bits used to carry padding in the B bytes are preset indications. One of the sequences, the indication sequence includes multiple bits;
    所述指示序列用于指示所述B个字节承载的数据的数量和/或填充的数量和/或数据的位置和/或填充的位置。The indication sequence is used to indicate the amount of data carried by the B bytes and/or the amount of padding and/or the position of the data and/or the position of the padding.
  25. 一种数据传输装置,其特征在于,包括:映射单元和发送单元;A data transmission device, characterized by including: a mapping unit and a sending unit;
    所述映射单元用于:将数据映射到数据帧,所述数据帧包括多个时隙块集合,每个所述时隙块集合包括P个时隙块,每个所述时隙块包括V个指示比特和B个字节,整数V≥1,整数B≥1,所述B个字节承载的对象包括数据和填充中的至少一个,每个所述时隙块集合包括字节集合,所述字节集合包括所述时隙块集合中每个时隙块的B个字节共B×P个字节,每个所述时隙块集合包括指示比特集合,所述指示比特集合包括所述时隙块集合中每个时隙块的V个指示比特共V×P个指示比特,所述指示比特集合中W个指示比特为N1个预设的比特序列中的一种,整数P≥2,整数N1≥1,1<W≤V×P,所述N1个预设的比特序列中任意两个比特序列的汉明距离大于或等于2;The mapping unit is configured to: map data to a data frame, the data frame includes a plurality of time slot block sets, each of the time slot block sets includes P time slot blocks, and each of the time slot blocks includes V indication bits and B bytes, the integer V≥1, the integer B≥1, the objects carried by the B bytes include at least one of data and padding, and each of the time slot block sets includes a byte set, The byte set includes B bytes of each time slot block in the time slot block set, a total of B×P bytes, each of the time slot block sets includes an indication bit set, and the indication bit set includes The V indication bits of each slot block in the time slot block set total V×P indication bits, and the W indication bits in the indication bit set are one of N 1 preset bit sequences, an integer P≥2, integer N 1 ≥1, 1<W≤V×P, the Hamming distance of any two bit sequences among the N 1 preset bit sequences is greater than or equal to 2;
    所述发送单元用于:发送所述数据帧。The sending unit is used to: send the data frame.
  26. 根据权利要求25所述的数据传输装置,其特征在于,W≥3;The data transmission device according to claim 25, characterized in that, W≥3;
    当N1=3或4时,所述N1个预设的比特序列中任意两个比特序列的汉明距离大于或等于 When N 1 =3 or 4, the Hamming distance of any two bit sequences among the N 1 preset bit sequences is greater than or equal to
    当N1=5或6或7或8时,所述N1个预设的比特序列中任意两个比特序列的汉明距离大于或等于 When N 1 =5 or 6 or 7 or 8, the Hamming distance of any two bit sequences among the N 1 preset bit sequences is greater than or equal to
    其中,表示对实数a进行向下取整。in, Indicates rounding down the real number a.
  27. 根据权利要求25或26所述的数据传输装置,其特征在于,V=1,所述指示比特在所述时隙块的第一个比特位置。The data transmission device according to claim 25 or 26, characterized in that, V=1, and the indication bit is at the first bit position of the time slot block.
  28. 根据权利要求25或26所述的数据传输装置,其特征在于,V>1,每个所述时隙块中V个指示比特的其中两个指示比特之间间隔的比特数大于或等于8。The data transmission device according to claim 25 or 26, characterized in that, V>1, and the number of bits spaced between two of the V indication bits in each of the time slot blocks is greater than or equal to 8.
  29. 根据权利要求28所述的数据传输装置,其特征在于,每个所述时隙块中V个指示比特的任意两个指示比特之间间隔的比特数大于或等于8。The data transmission device according to claim 28, characterized in that the number of bits separated between any two indication bits of the V indication bits in each time slot block is greater than or equal to 8.
  30. 根据权利要求28或29所述的数据传输装置,其特征在于,V=2,每个所述时隙块中2个指示比特分别在所述时隙块的第一个比特位置和最后一个比特位置;The data transmission device according to claim 28 or 29, characterized in that, V=2, and the two indicator bits in each time slot block are respectively at the first bit position and the last bit of the time slot block. Location;
    或者,or,
    每个所述时隙块中2个指示比特的其中一个指示比特在所述时隙块的第一个比特位置,所述2个指示比特之间间隔或者个字节,其中,表示对实数a进行向下取整,表示对实数a进行向上取整。One of the two indication bits in each time slot block is at the first bit position of the time slot block, and there is an interval between the two indication bits. or bytes, among which, means rounding down the real number a, Indicates rounding up the real number a.
  31. 根据权利要求25至30中任一项所述的数据传输装置,其特征在于,N1=2,所述N1个预设的比特序列包括第一比特序列和第二比特序列,所述第一比特序列和所述第二比特序列的长度都为W;The data transmission device according to any one of claims 25 to 30, characterized in that, N 1 =2, the N 1 preset bit sequences include a first bit sequence and a second bit sequence, and the N 1 preset bit sequences include a first bit sequence and a second bit sequence. The lengths of one bit sequence and the second bit sequence are both W;
    所述第一比特序列全为0,所述第二比特序列全为1;The first bit sequence is all 0s, and the second bit sequence is all 1s;
    或者,or,
    所述第一比特序列的第一个比特为1,且所述第一比特序列中相邻两个比特的取值不同;所述第二比特序列的第一个比特为0,且所述第二比特序列中相邻两个比特的取值不同。The first bit of the first bit sequence is 1, and the values of two adjacent bits in the first bit sequence are different; the first bit of the second bit sequence is 0, and the value of the second bit sequence is 0. The values of two adjacent bits in a two-bit sequence are different.
  32. 根据权利要求25至31中任一项所述的数据传输装置,其特征在于,所述P个时隙块中每相邻两个时隙块在所述数据帧中的间隔相同。The data transmission device according to any one of claims 25 to 31, characterized in that the intervals between every two adjacent time slot blocks in the data frame in the P time slot blocks are the same.
  33. 根据权利要求25至32中任一项所述的数据传输装置,其特征在于,所述B的取值为8、16、24、32、48或64。The data transmission device according to any one of claims 25 to 32, characterized in that the value of B is 8, 16, 24, 32, 48 or 64.
  34. 根据权利要求25至33中任一项所述的数据传输装置,其特征在于,所述多个时隙块集合包括第 一时隙块集合,所述第一时隙块集合包括第一指示比特集合和第一字节集合,所述第一指示比特集合中的W个指示比特用于指示所述第一字节集合所承载的数据的数量和/或填充的数量和/或数据的位置和/或填充的位置。The data transmission device according to any one of claims 25 to 33, wherein the plurality of time slot block sets include a A time slot block set, the first time slot block set includes a first indication bit set and a first byte set, and the W indication bits in the first indication bit set are used to indicate the first byte set. The amount of data carried and/or the amount of padding and/or the location of data and/or the location of padding.
  35. 根据权利要求25至33中任一项所述的数据传输装置,其特征在于,所述多个时隙块集合包括第一时隙块集合和第二时隙块集合,所述第一时隙块集合包括第一指示比特集合和第一字节集合,所述第二时隙块集合包括第二指示比特集合和第二字节集合,所述第一指示比特集合中的W个指示比特用于指示所述第二字节集合所承载的数据的数量和/或填充的数量和/或数据的位置和/或填充的位置。The data transmission device according to any one of claims 25 to 33, wherein the plurality of time slot block sets include a first time slot block set and a second time slot block set, and the first time slot block set The block set includes a first indication bit set and a first byte set, the second time slot block set includes a second indication bit set and a second byte set, and the W indication bits in the first indication bit set are used for Indicates the amount of data and/or the amount of padding and/or the location of data and/or the location of padding carried by the second set of bytes.
  36. 根据权利要求25至33中任一项所述的数据传输装置,其特征在于,所述多个时隙块集合包括第一时隙块集合、第二时隙块集合和第三时隙块集合,所述第一时隙块集合包括第一指示比特集合和第一字节集合,所述第二时隙块集合包括第二指示比特集合和第二字节集合,所述第三时隙块集合包括第三指示比特集合和第三字节集合,N1个预设的比特序列包括第一类比特序列和第二类比特序列;The data transmission device according to any one of claims 25 to 33, wherein the plurality of time slot block sets include a first time slot block set, a second time slot block set and a third time slot block set. , the first time slot block set includes a first indication bit set and a first byte set, the second time slot block set includes a second indication bit set and a second byte set, and the third time slot block set The set includes a third indicator bit set and a third byte set, and the N 1 preset bit sequences include a first type of bit sequence and a second type of bit sequence;
    当所述第一指示比特集合中的W个指示比特为所述第一类比特序列时,所述第一指示比特集合中的W个指示比特用于指示所述第二字节集合所承载的数据的数量和/或填充的数量和/或数据的位置和/或填充的位置;When the W indicator bits in the first indicator bit set are the first type of bit sequence, the W indicator bits in the first indicator bit set are used to indicate the data carried by the second byte set. the amount of data and/or the amount of padding and/or the location of data and/or the location of padding;
    当所述第一指示比特集合中的W个指示比特为所述第二类比特序列时,所述第一指示比特集合中的W个指示比特用于指示所述第三字节集合所承载的数据的数量和/或填充的数量和/或数据的位置和/或填充的位置。When the W indication bits in the first indication bit set are the second type bit sequence, the W indication bits in the first indication bit set are used to indicate the third byte set carried The amount of data and/or the amount of padding and/or the location of data and/or the location of padding.
  37. 一种数据传输装置,其特征在于,包括:映射单元和发送单元;A data transmission device, characterized by including: a mapping unit and a sending unit;
    所述映射单元用于:将数据映射到数据帧,所述数据帧包括多个时隙块,每个所述时隙块包括V个指示比特和B个字节,整数V≥2,整数B≥1,所述B个字节承载的对象包括数据和填充中的至少一个,所述V个指示比特的其中两个指示比特之间间隔的比特数大于或等于8,所述V个指示比特为N个预设的比特序列中的一种,所述N个预设的比特序列中任意两个比特序列的汉明距离大于或等于2,整数N≥2,每个所述预设的比特序列用于指示所述B个字节所承载对象的类型,所述B个字节所承载对象的类型为对象类型集合的其中一种,所述对象类型集合包括所述B个字节承载的对象都是数据、所述B个字节承载的对象都是填充和所述B个字节承载的对象包括数据和填充;The mapping unit is used to: map data to a data frame, the data frame includes a plurality of time slot blocks, each of the time slot blocks includes V indication bits and B bytes, the integer V≥2, the integer B ≥1, the object carried by the B bytes includes at least one of data and padding, the number of bits spaced between two of the V indication bits is greater than or equal to 8, the V indication bits It is one of N preset bit sequences. The Hamming distance of any two bit sequences among the N preset bit sequences is greater than or equal to 2. The integer N ≥ 2. Each of the preset bit sequences The sequence is used to indicate the type of object carried by the B bytes. The type of the object carried by the B bytes is one of the object type sets. The object type set includes the object type carried by the B bytes. The objects are all data, the objects carried by the B bytes are all padding, and the objects carried by the B bytes include data and padding;
    所述发送单元用于:发送所述数据帧。The sending unit is used to: send the data frame.
  38. 根据权利要求37所述的数据传输装置,其特征在于,V=2,N=2;2个预设的比特序列分别为00和11,或者,2个预设的比特序列分别为01和10。The data transmission device according to claim 37, characterized in that V=2, N=2; the two preset bit sequences are 00 and 11 respectively, or the two preset bit sequences are 01 and 10 respectively. .
  39. 根据权利要求38所述的数据传输装置,其特征在于,2个指示比特分别在所述时隙块的第一个比特位置和最后一个比特位置;The data transmission device according to claim 38, characterized in that the two indicator bits are respectively at the first bit position and the last bit position of the time slot block;
    或者,or,
    2个指示比特的其中一个指示比特在所述时隙块的第一个比特位置,所述2个指示比特之间间隔或者个字节,其中,表示对实数a进行向下取整,表示对实数a进行向上取整。One of the two indication bits is at the first bit position of the time slot block, and there is an interval between the two indication bits. or bytes, among which, means rounding down the real number a, Indicates rounding up the real number a.
  40. 根据权利要求37所述的数据传输装置,其特征在于,V=3,N=2;2个预设的比特序列分别为000和111,或者,2个预设的比特序列分别为110和001,或者,2个预设的比特序列分别为101和010,或者,2个预设的比特序列分别为011和100。The data transmission device according to claim 37, characterized in that V=3, N=2; the two preset bit sequences are 000 and 111 respectively, or the two preset bit sequences are 110 and 001 respectively. , or the two preset bit sequences are 101 and 010 respectively, or the two preset bit sequences are 011 and 100 respectively.
  41. 根据权利要求40所述的数据传输装置,其特征在于,3个指示比特中第一指示比特在所述时隙块的第一个比特位置,3个指示比特中第二指示比特与所述第一指示比特之间间隔或者个字节,3个指示比特中第三指示比特在所述时隙块的最后一个比特位置;The data transmission device according to claim 40, characterized in that the first indication bit among the three indication bits is at the first bit position of the time slot block, and the second indication bit among the three indication bits is the same as the first bit position of the time slot block. an indication of the interval between bits or Bytes, the third indication bit among the 3 indication bits is at the last bit position of the time slot block;
    或者,or,
    3个指示比特中第一指示比特在所述时隙块的第一个比特位置,3个指示比特中第二指示比特在所述时隙块的第二个比特位置,3个指示比特中第三指示比特在所述时隙块的最后一个比特位置;The first indication bit among the 3 indication bits is at the first bit position of the timeslot block, the second indication bit among the 3 indication bits is at the second bit position of the timeslot block, and the 3rd indication bit among the 3 indication bits is at the second bit position of the timeslot block. Three indicator bits are at the last bit position of the slot block;
    或者,or,
    3个指示比特中第一指示比特在所述时隙块的第一个比特位置,3个指示比特中第二指示比特在所述时隙块的第二个比特位置,3个指示比特中第三指示比特与所述第二指示比特之间间隔或者个 字节;The first indication bit among the 3 indication bits is at the first bit position of the timeslot block, the second indication bit among the 3 indication bits is at the second bit position of the timeslot block, and the 3rd indication bit among the 3 indication bits is at the second bit position of the timeslot block. The interval between the three indication bits and the second indication bit or indivual byte;
    或者,or,
    3个指示比特中第一指示比特在所述时隙块的第一个比特位置,3个指示比特中第二指示比特与所述第一指示比特之间间隔B个字节,3个指示比特中第三指示比特在所述时隙块的最后一个比特位置;The first indication bit among the 3 indication bits is at the first bit position of the time slot block, the second indication bit among the 3 indication bits is spaced B bytes from the first indication bit, and the 3 indication bits The third indication bit is at the last bit position of the time slot block;
    其中,表示对实数a进行向下取整,表示对实数a进行向上取整。in, means rounding down the real number a, Indicates rounding up the real number a.
  42. 根据权利要求37至41中任一项所述的数据传输装置,其特征在于,所述V个指示比特中任意两个指示比特之间间隔的比特数大于或等于8。The data transmission device according to any one of claims 37 to 41, characterized in that the number of bits separated between any two indication bits among the V indication bits is greater than or equal to 8.
  43. 根据权利要求37至42中任一项所述的数据传输装置,其特征在于,所述B的取值为8、16、24、32、48或64。The data transmission device according to any one of claims 37 to 42, wherein the value of B is 8, 16, 24, 32, 48 or 64.
  44. 根据权利要求37至43中任一项所述的数据传输装置,其特征在于,所述对象类型集合包括所述B个字节承载的对象都是数据和所述B个字节承载的对象都是填充。The data transmission device according to any one of claims 37 to 43, wherein the object type set includes that the objects carried by the B bytes are all data and the objects carried by the B bytes are all data. It's padding.
  45. 根据权利要求37至43中任一项所述的数据传输装置,其特征在于,所述对象类型集合包括所述B个字节承载的对象都是数据和所述B个字节承载的对象包括固定数量的数据和填充。The data transmission device according to any one of claims 37 to 43, wherein the set of object types includes that the objects carried by the B bytes are all data and the objects carried by the B bytes include Fixed amount of data and padding.
  46. 根据权利要求44或45所述的数据传输装置,其特征在于,所述V个指示比特用于指示所述B个字节承载的数据的数量和/或填充的数量和/或数据的位置和/或填充的位置。The data transmission device according to claim 44 or 45, characterized in that the V indication bits are used to indicate the amount of data carried by the B bytes and/or the amount of padding and/or the position of the data. /or fill position.
  47. 根据权利要求37至46中任一项所述的数据传输装置,其特征在于,所述B个字节承载的对象包括数据和填充,在所述B个字节中用于承载数据的字节位于用于承载填充的字节之前。The data transmission device according to any one of claims 37 to 46, wherein the objects carried by the B bytes include data and padding, and the bytes used to carry data among the B bytes Before the bytes used to carry padding.
  48. 根据权利要求37至47中任一项所述的数据传输装置,其特征在于,所述B个字节承载的对象包括填充,所述B个字节中用于承载填充的部分比特为预设的指示序列中的一种,所述指示序列包括多个比特;The data transmission device according to any one of claims 37 to 47, wherein the objects carried by the B bytes include padding, and some of the bits used to carry padding in the B bytes are preset One of the indication sequences, the indication sequence includes a plurality of bits;
    所述指示序列用于指示所述B个字节承载的数据的数量和/或填充的数量和/或数据的位置和/或填充的位置。The indication sequence is used to indicate the amount of data carried by the B bytes and/or the amount of padding and/or the position of the data and/or the position of the padding.
  49. 一种数据传输方法,其特征在于,包括:A data transmission method, characterized by including:
    接收数据帧,所述数据帧包括多个时隙块集合,每个所述时隙块集合包括P个时隙块,每个所述时隙块包括V个指示比特和B个字节,整数V≥1,整数B≥1,所述B个字节承载的对象包括数据和填充中的至少一个,每个所述时隙块集合包括字节集合,所述字节集合包括所述时隙块集合中每个时隙块的B个字节共B×P个字节,每个所述时隙块集合包括指示比特集合,所述指示比特集合包括所述时隙块集合中每个时隙块的V个指示比特共V×P个指示比特,所述指示比特集合中W个指示比特为N1个预设的比特序列中的一种,整数P≥2,整数N1≥1,1<W≤V×P,所述N1个预设的比特序列中任意两个比特序列的汉明距离大于或等于2;Receive a data frame, the data frame includes a plurality of time slot block sets, each of the time slot block sets includes P time slot blocks, and each of the time slot blocks includes V indication bits and B bytes, an integer V≥1, integer B≥1, the objects carried by the B bytes include at least one of data and padding, each of the time slot block sets includes a byte set, and the byte set includes the time slots B bytes of each time slot block in the block set total B×P bytes. Each time slot block set includes an indication bit set, and the indication bit set includes each time slot block set in the time slot block set. The V indication bits of the gap block total V×P indication bits, and the W indication bits in the indication bit set are one of N 1 preset bit sequences, integer P ≥ 2, integer N 1 ≥ 1, 1<W≤V×P, the Hamming distance of any two bit sequences among the N 1 preset bit sequences is greater than or equal to 2;
    对所述数据帧进行解映射得到数据。Demap the data frame to obtain data.
  50. 一种数据传输方法,其特征在于,包括:A data transmission method, characterized by including:
    接收数据帧,所述数据帧包括多个时隙块,每个所述时隙块包括V个指示比特和B个字节,整数V≥2,整数B≥1,所述B个字节承载的对象包括数据和填充中的至少一个,所述V个指示比特的其中两个指示比特之间间隔的比特数大于或等于8,所述V个指示比特为N个预设的比特序列中的一种,所述N个预设的比特序列中任意两个比特序列的汉明距离大于或等于2,整数N≥2,每个所述预设的比特序列用于指示所述B个字节所承载对象的类型,所述B个字节所承载对象的类型为对象类型集合的其中一种,所述对象类型集合包括所述B个字节承载的对象都是数据、所述B个字节承载的对象都是填充和所述B个字节承载的对象包括数据和填充;Receive a data frame, the data frame includes a plurality of time slot blocks, each of the time slot blocks includes V indication bits and B bytes, the integer V≥2, the integer B≥1, the B bytes carry The object includes at least one of data and padding, the number of bits spaced between two of the V indication bits is greater than or equal to 8, and the V indication bits are among the N preset bit sequences. One, the Hamming distance of any two bit sequences in the N preset bit sequences is greater than or equal to 2, the integer N≥2, each of the preset bit sequences is used to indicate the B bytes The type of object carried, the type of object carried by the B bytes is one of the object type sets, the object type set includes the objects carried by the B bytes are all data, the B words The objects carried by the section are all padding and the objects carried by the B bytes include data and padding;
    对所述数据帧进行解映射得到数据。Demap the data frame to obtain data.
  51. 一种数据传输装置,其特征在于,包括:接收单元和解映射单元;A data transmission device, characterized by comprising: a receiving unit and a demapping unit;
    所述接收单元用于:接收数据帧,所述数据帧包括多个时隙块集合,每个所述时隙块集合包括P个时隙块,每个所述时隙块包括V个指示比特和B个字节,整数V≥1,整数B≥1,所述B个字节承载的对象包括数据和填充中的至少一个,每个所述时隙块集合包括字节集合,所述字节集合包括所述时隙块集合中每个时隙块的B个字节共B×P个字节,每个所述时隙块集合包括指示比特集合,所述指示比特集合包括 所述时隙块集合中每个时隙块的V个指示比特共V×P个指示比特,所述指示比特集合中W个指示比特为N1个预设的比特序列中的一种,整数P≥2,整数N1≥1,1<W≤V×P,所述N1个预设的比特序列中任意两个比特序列的汉明距离大于或等于2;The receiving unit is configured to: receive a data frame, the data frame includes a plurality of time slot block sets, each of the time slot block sets includes P time slot blocks, and each of the time slot blocks includes V indication bits. and B bytes, the integer V≥1, the integer B≥1, the objects carried by the B bytes include at least one of data and padding, each of the time slot block sets includes a byte set, and the word The section set includes B bytes of each time slot block in the time slot block set, totaling B×P bytes. Each of the time slot block sets includes an indication bit set, and the indication bit set includes The V indication bits of each slot block in the time slot block set total V×P indication bits, and the W indication bits in the indication bit set are one of N 1 preset bit sequences, an integer P≥2, integer N 1 ≥1, 1<W≤V×P, the Hamming distance of any two bit sequences among the N 1 preset bit sequences is greater than or equal to 2;
    所述解映射单元用于:对所述数据帧进行解映射得到数据。The demapping unit is used to: demap the data frame to obtain data.
  52. 一种数据传输装置,其特征在于,包括:接收单元和解映射单元;A data transmission device, characterized by comprising: a receiving unit and a demapping unit;
    所述接收单元用于:接收数据帧,所述数据帧包括多个时隙块,每个所述时隙块包括V个指示比特和B个字节,整数V≥2,整数B≥1,所述B个字节承载的对象包括数据和填充中的至少一个,所述V个指示比特的其中两个指示比特之间间隔的比特数大于或等于8,所述V个指示比特为N个预设的比特序列中的一种,所述N个预设的比特序列中任意两个比特序列的汉明距离大于或等于2,整数N≥2,每个所述预设的比特序列用于指示所述B个字节所承载对象的类型,所述B个字节所承载对象的类型为对象类型集合的其中一种,所述对象类型集合包括所述B个字节承载的对象都是数据、所述B个字节承载的对象都是填充和所述B个字节承载的对象包括数据和填充;The receiving unit is configured to: receive a data frame, the data frame includes a plurality of time slot blocks, each of the time slot blocks includes V indication bits and B bytes, the integer V≥2, the integer B≥1, The objects carried by the B bytes include at least one of data and padding, the number of bits spaced between two of the V indication bits is greater than or equal to 8, and the V indication bits are N One of the preset bit sequences, the Hamming distance of any two bit sequences among the N preset bit sequences is greater than or equal to 2, the integer N≥2, each of the preset bit sequences is used Indicates the type of object carried by the B bytes. The type of the object carried by the B bytes is one of the object type sets. The object type set includes the objects carried by the B bytes. The data and the objects carried by the B bytes are all padding, and the objects carried by the B bytes include data and padding;
    所述解映射单元用于:对所述数据帧进行解映射得到数据。 The demapping unit is used to: demap the data frame to obtain data.
PCT/CN2023/104489 2022-09-02 2023-06-30 Data transmission method and data transmission apparatus WO2024045869A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN202211072579.3 2022-09-02
CN202211072579.3A CN117692821A (en) 2022-09-02 2022-09-02 Data transmission method and data transmission device

Publications (1)

Publication Number Publication Date
WO2024045869A1 true WO2024045869A1 (en) 2024-03-07

Family

ID=90100288

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2023/104489 WO2024045869A1 (en) 2022-09-02 2023-06-30 Data transmission method and data transmission apparatus

Country Status (2)

Country Link
CN (1) CN117692821A (en)
WO (1) WO2024045869A1 (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080267622A1 (en) * 2007-04-26 2008-10-30 Cisco Technology, Inc. Efficient and simple bit error rate calculation on optical transport layer
CN111740782A (en) * 2019-03-25 2020-10-02 华为技术有限公司 Service data processing method and device
CN112511921A (en) * 2020-03-27 2021-03-16 中兴通讯股份有限公司 Service processing method and device in optical transport network and electronic equipment
US10979209B1 (en) * 2018-10-08 2021-04-13 Acacia Communications, Inc. System, method, and apparatus for mapping synchronous and asynchronous data
CN114915375A (en) * 2022-04-27 2022-08-16 烽火通信科技股份有限公司 Method and device for realizing service mapping

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080267622A1 (en) * 2007-04-26 2008-10-30 Cisco Technology, Inc. Efficient and simple bit error rate calculation on optical transport layer
US10979209B1 (en) * 2018-10-08 2021-04-13 Acacia Communications, Inc. System, method, and apparatus for mapping synchronous and asynchronous data
CN111740782A (en) * 2019-03-25 2020-10-02 华为技术有限公司 Service data processing method and device
CN112511921A (en) * 2020-03-27 2021-03-16 中兴通讯股份有限公司 Service processing method and device in optical transport network and electronic equipment
CN114915375A (en) * 2022-04-27 2022-08-16 烽火通信科技股份有限公司 Method and device for realizing service mapping

Also Published As

Publication number Publication date
CN117692821A (en) 2024-03-12

Similar Documents

Publication Publication Date Title
EP2296297B1 (en) Method and device for mapping a client signal
US9800361B2 (en) Flexible ethernet switching systems and methods
JP5482182B2 (en) Communication apparatus and communication method
WO2021180007A1 (en) Service bearing method, apparatus and system
US11777608B2 (en) Data transmission method and apparatus
US11277217B2 (en) Flexible Ethernet switching systems and methods
CN110830858B (en) Customer service data transmission method, device, optical transmission network equipment and storage medium
US11245491B2 (en) Method and apparatus for transmitting optical transport unit signal
US11962349B2 (en) Signal sending and receiving method, apparatus, and system
US20220109519A1 (en) Data processing method, optical transmission device, and digital processing chip
EP2388964A1 (en) Method and device for transmitting and receiving service data
WO2020192533A1 (en) Service data processing method and apparatus
WO2023134508A1 (en) Service processing method, apparatus and system in optical transport network
WO2024045869A1 (en) Data transmission method and data transmission apparatus
WO2024051586A1 (en) Method for processing data frame in optical transport network, apparatus and system
WO2023221966A1 (en) Data transmission method and apparatus
WO2024002084A1 (en) Method for verifying data frame, and related device
CN117135498A (en) Method and device for transmitting data
WO2019061406A1 (en) Service data transmission method and apparatus
CN116489704A (en) Method for transmitting data
CN117692114A (en) Method and device for transmitting data

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 23858907

Country of ref document: EP

Kind code of ref document: A1