WO2024019948A1 - Commande d'affichage à rangées multiples pour atténuer une interaction de sous-système de capteur tactile - Google Patents

Commande d'affichage à rangées multiples pour atténuer une interaction de sous-système de capteur tactile Download PDF

Info

Publication number
WO2024019948A1
WO2024019948A1 PCT/US2023/027846 US2023027846W WO2024019948A1 WO 2024019948 A1 WO2024019948 A1 WO 2024019948A1 US 2023027846 W US2023027846 W US 2023027846W WO 2024019948 A1 WO2024019948 A1 WO 2024019948A1
Authority
WO
WIPO (PCT)
Prior art keywords
display
rows
image data
pixels
frame
Prior art date
Application number
PCT/US2023/027846
Other languages
English (en)
Inventor
Saman SAEEDI
Hyunwoo Nho
Myungjoon Choi
Jie Won Ryu
Kyung Wook Kim
Vehbi CALAYIR
Kingsuk Brahma
Jason N Gomez
Kwang Soon Park
Original Assignee
Apple Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US18/217,028 external-priority patent/US20240029625A1/en
Application filed by Apple Inc. filed Critical Apple Inc.
Publication of WO2024019948A1 publication Critical patent/WO2024019948A1/fr

Links

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00Command of the display device
    • G09G2310/02Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0202Addressing of scan or signal lines
    • G09G2310/0205Simultaneous scanning of several lines in flat panels
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00Command of the display device
    • G09G2310/02Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0224Details of interlacing
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00Command of the display device
    • G09G2310/02Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264Details of driving circuits
    • G09G2310/0281Arrangement of scan or data electrode driver circuits at the periphery of a panel not inherent to a split matrix structure

Definitions

  • This disclosure relates to systems, methods, and devices to reduce image artifacts caused by noise from a touch sensor system and increase the sensitivity of the touch sensor system by applying multiple-row display driving, such as double-row interlaced display driving, to display pixels on electronic displays.
  • multiple-row display driving such as double-row interlaced display driving
  • Electronic displays may be found in numerous electronic devices, from mobile phones to computers, televisions, automobile dashboards, and augmented reality or virtual reality glasses, to name just a few.
  • Electronic displays with self-emissive display pixels produce their own light.
  • Self-emissive display pixels may include any suitable light- emissive elements, including light-emitting diodes (LEDs) such as organic light-emitting diodes (OLEDs) or micro-light-emitting diodes (pLEDs).
  • LEDs light-emitting diodes
  • OLEDs organic light-emitting diodes
  • pLEDs micro-light-emitting diodes
  • the electronic display may also enable the user to communicate information to the electronic display and/or a computing system that includes the electronic display.
  • the electronic display may be a touch- sensitive display, which may detect a person’ s touch on the surface of the electronic display by using a touch sensor system. More specifically, the electronic display may detect occurrence and/or position of the person’s touch based at least in part on an impedance (e g., capacitance) change in the electronic display caused by the person’s touch.
  • an impedance e g., capacitance
  • the electronic display may generally either write image data to the display pixels or check for an impedance change via touch sensing. Performing touch sensing while writing image data to the display pixels could introduce substantial noise into either or both subsystems, so these are generally not done simultaneously. Thus, when image data is being written to the pixels, a user touch may be undetected. Similarly, when checking for a user touch, the electronic display may stop writing image data. As such, in operation, the electronic display may alternate between writing image data to the pixels and checking for a user touch. However, electrical signals from the touch sensor system and the pixels display panel could still interfere with one another.
  • the present disclosure generally relates to improving touch detection sensitivity of touch-sensitive electronic displays while substantially reducing an occurrence of visual artifacts on the display. More specifically, the touch detection sensitivity may be improved by applying interlaced display driving to the display pixels on the electronic displays.
  • the electronic display may alternate between writing portions of image frames and checking for user touch. For example, the electronic display may write a first portion of an image frame to one or more pixels of the electronic display, pause the writing of the image frame, check for a user touch, and write a second portion of the image frame to additional pixels of the display.
  • pausing the writing of an image frame to check for a user touch is generally referred to as an “intra-frame pause.”
  • This delay could therefore cause even the same image data to look slightly different on the first set of rows and the second set of rows.
  • the second portion may appear darker or brighter than desired.
  • a location where the delay of an intra- frame pause occurs could show up as a line through the display where a portion of a first image frame is displayed above the line and a portion of a second image frame is displayed below the line.
  • first groups of rows e.g., rows 1 and 2, then 5 and 6, then 9 and 10, and so forth
  • first groups of rows may be driven until half of the rows of pixels have been driven.
  • a partway point e.g., a halfway point
  • the last row to be driven before an intra-frame pause may be at or near an end of the display panel.
  • second groups of rows e.g., rows 3 and 4, then 7 and 8, then 11 and 12, and so forth
  • An intra-frame pause thus may not take place while pixels in one contiguous half of the electronic display, but rather after groups of rows of all parts of the electronic display have been programmed. This means that the intra-frame pauses allow the touch sensor system to operate during pauses after image data has been written across the electronic display (e.g., at or near the end of the screen). As such, image artifacts due to pausing row driving somewhere in the middle of the electronic display may be avoided, while also avoiding interference between the display driving and the operation of the touch sensor system.
  • the number of data lines in a frame may be so large that the line-time for each data line may be too short.
  • the time per frame for a display with refresh frequency 120 Hz is about 8.3 milliseconds (ms)
  • the active frame time is about 7.3 milliseconds, assuming 0.5 milliseconds vertical blanking period (during which no data is written to nor displayed by the pixels of the electronic display) and 0.5 milliseconds intra-frame pause period.
  • the linetime for each data line per frame on the display would be only about 1.8 microseconds (ps) per frame assuming the large display having 4000 data lines.
  • the line-time for each data line per frame on the display is even shorter.
  • the line-time for each data line may be extended by driving multiple rows (e.g., two rows) of pixels of the electronic display at a time and having more than one data lines (e.g., double data-line) per column of sub-pixels, where odd-numbered sub-pixels in a column may be driven by a first dataline and even-numbered sub-pixels in the column may be driven by a second dataline.
  • double data-line may extend the line time for each data line to double the length of 1.8 microseconds, i.e., 3.6 microseconds.
  • a combination of interlaced driving to put the pauses occurrence locations at or near an end of an electronic display and double data-line driving may be used to reduce image artifacts and improve touch sensitivity for large displays or displays with more data lines (e.g., for higher resolution) and/or higher refresh frequency (e.g., 240 Hz).
  • rows of pixels of the electronic display may be driven multiple rows at a time in an interlaced pattern. For example, rows 1 and 2 may be driven, then rows 5 and 6 may be driven, and so forth, until half of the rows of pixels have been driven.
  • the last two rows to be driven may be at or near an end of the display panel.
  • pixel driving may pause to allow the touch sensor system to perform touch sensing at the halfway.
  • the other rows of pixels may be driven multiple rows at a time before taking another pause to allow the touch sensor system to operate. Because the pauses to allow the touch sensor system to operate take place where the last pixels to be driven are at or near the end of the screen, image artifacts due to pausing row driving somewhere in the middle of the electronic display may be avoided, while also avoiding interference between the display driving and the operation of the touch sensor system.
  • FIG. l is a schematic block diagram of an electronic device, in accordance with an embodiment
  • FIG. 2 is a front view of a mobile phone representing an example of the electronic device of FIG. 1, in accordance with an embodiment
  • FIG. 3 is a front view of a tablet device representing an example of the electronic device of FIG. 1, in accordance with an embodiment
  • FIG. 4 is a front view of a notebook computer representing an example of the electronic device of FIG. 1, in accordance with an embodiment
  • FIG. 5 are front and side views of a watch representing an example of the electronic device of FIG. 1, in accordance with an embodiment;
  • FIG. 6 is a block diagram of an electronic display of the electronic device, in accordance with an embodiment;
  • FIG. 7 illustrates example timing diagrams for image frames, in accordance with an embodiment
  • FIG. 8 illustrates example timing diagrams for double data-line driving, in accordance with an embodiment
  • FIG. 9 is a diagram showing an embodiment of a portion of the electronic display with a dual-data-line display panel and double row interlaced driving, in accordance with an embodiment
  • FIG. 10 illustrates a timing diagram showing an embodiment of a portion of the electronic display with a dual-data-line display panel and double row interlaced driving, in accordance with an embodiment
  • FIG. 11 illustrates a schematic view of an embodiment of a display panel with double data-line per column of sub-pixels and top and bottom driving, in accordance with an embodiment
  • FIG. 12 is a block diagram for a system working with interlaced display and progressive display, in accordance with an embodiment
  • FIG. 13 is a plot showing one embodiment of a time latency for the system of FIG. 12, in accordance with an embodiment.
  • FIG. 14 is a plot showing another embodiment of a time latency for the system of FIG. 12, in accordance with an embodiment.
  • This disclosure relates to electronic displays that drive multiple rows of pixels of the electronic displays in an interlaced pattern to adjust the locations of the pauses for touch sensing to an end of the display panel Because the pauses to allow the touch sensor system to operate take place where the last pixels to be driven are at the end of the screen, image artifacts due to pausing row driving somewhere in the middle of the electronic display may be avoided, while also avoiding interference between the display driving and the operation of the touch sensor system.
  • an electronic device 10 including an electronic display 12 is shown in FIG. 1.
  • the electronic device 10 may be any suitable electronic device, such as a computer, a mobile phone, a portable media device, a tablet, a television, a virtual-reality headset, a wearable device such as a watch, a vehicle dashboard, or the like.
  • FIG. 1 is merely one example of a particular implementation and is intended to illustrate the types of components that may be present in an electronic device 10.
  • the electronic device 10 includes the electronic display 12, one or more input devices 14, one or more input/output (I/O) ports 16, a processor core complex 18 having one or more processor(s) or processor cores, local memory 20, a main memory storage device 22, a network interface 24, and a power source 26 (e.g., power supply).
  • the various components described in FIG. 1 may include hardware elements (e.g., circuitry), software elements (e.g., a tangible, non-transitory computer-readable medium storing executable instructions), or a combination of both hardware and software elements. It should be noted that the various depicted components may be combined into fewer components or separated into additional components. For example, the local memory 20 and the main memory storage device 22 may be included in a single component.
  • the processor core complex 18 is operably coupled with local memory 20 and the main memory storage device 22.
  • the processor core complex 18 may execute instructions stored in local memory 20 or the main memory storage device 22 to perform operations, such as generating or transmitting image data to display on the electronic display 12.
  • the processor core complex 18 may include one or more general purpose microprocessors, one or more application specific integrated circuits (ASICs), one or more field programmable gate arrays (FPGAs), or any combination thereof.
  • the local memory 20 or the main memory storage device 22 may store data to be processed by the processor core complex 18.
  • the local memory 20 and/or the main memory storage device 22 may include one or more tangible, non-transitory, computer-readable media.
  • the local memory 20 may include random access memory (RAM) and the main memory storage device 22 may include read-only memory (ROM), rewritable non-volatile memory such as flash memory, hard drives, optical discs, or the like.
  • the network interface 24 may communicate data with another electronic device or a network.
  • the network interface 24 e.g., a radio frequency system
  • the electronic device 10 may communicatively couple to a personal area network (PAN), such as a Bluetooth network, a local area network (LAN), such as an 802.1 lx WiFi network, or a wide area network (WAN), such as a 4G, Long-Term Evolution (LTE), or 5G cellular network.
  • PAN personal area network
  • LAN local area network
  • WAN wide area network
  • 4G, Long-Term Evolution (LTE), or 5G cellular network such as a 4G, Long-Term Evolution (LTE), or 5G cellular network.
  • the power source 26 may provide electrical power to one or more components in the electronic device 10, such as the processor core complex 18 or the electronic display 12.
  • the power source 26 may include any suitable source of energy, such as a rechargeable lithium polymer (Li-poly) battery or an alternating current (AC) power converter
  • the I/O ports 16 may enable the electronic device 10 to interface with other electronic devices. For example, when a portable storage device is connected, the VO port 16 may enable the processor core complex 18 to communicate data with the portable storage device.
  • the input devices 14 may enable user interaction with the electronic device 10, for example, by receiving user inputs via a button, a keyboard, a mouse, a trackpad, a touch sensing, or the like.
  • the input device 14 may include touch-sensing components (e.g., touch control circuitry, touch sensing circuitry) in the electronic display 12.
  • the touch sensing components may receive user inputs by detecting occurrence or position of an object touching the surface of the electronic display 12.
  • the electronic display 12 may be a display panel with one or more display pixels.
  • the electronic display 12 may include a self-emissive pixel array having an array of one or more of self-emissive pixels.
  • the electronic display 12 may include any suitable circuitry (e.g., display driver circuitry) to drive the self-emissive pixels, including for example row driver and/or column drivers (e.g., display drivers).
  • Each of the self-emissive pixels may include any suitable light emitting element, such as a LED or a micro-LED, one example of which is an OLED.
  • non-self-emissive pixels e g., liquid crystal as used in liquid crystal displays (LCDs), digital micromirror devices (DMD) used in DMD displays
  • the electronic display 12 may control light emission from the display pixels to present visual representations of information, such as a graphical user interface (GUI) of an operating system, an application interface, a still image, or video content, by displaying frames of image data.
  • GUI graphical user interface
  • the electronic display 12 may include display pixels implemented on the display panel.
  • the display pixels may represent sub-pixels that each control a luminance value of one color component (e.g., red, green, or blue for an RGB pixel arrangement or red, green, blue, or white for an RGBW arrangement).
  • the electronic display 12 may display an image by controlling pulse emission (e g., light emission) from its display pixels based on pixel or image data associated with corresponding image pixels (e.g., points) in the image.
  • pixel or image data may be generated by an image source (e.g., image data, digital code), such as the processor core complex 18, a graphics processing unit (GPU), or an image sensor.
  • image data may be received from another electronic device 10, for example, via the network interface 24 and/or an I/O port 16.
  • the electronic display 12 may display an image frame of content based on pixel or image data generated by the processor core complex 18, or the electronic display 12 may display frames based on pixel or image data received via the network interface 24, an input device, or an I/O port 16.
  • the electronic device 10 may be any suitable electronic device.
  • a handheld device 10A is shown in FIG. 2.
  • the handheld device 10A may be a portable phone, a media player, a personal data organizer, a handheld game platform, or the like.
  • the handheld device 10A may be a smart phone, such as any IPHONE® model available from Apple Inc.
  • the handheld device 10A includes an enclosure 30 (e.g., housing).
  • the enclosure 30 may protect interior components from physical damage or shield them from electromagnetic interference, such as by surrounding the electronic display 12.
  • the electronic display 12 may display a graphical user interface (GUI) 32 having an array of icons.
  • GUI graphical user interface
  • the input devices 14 may be accessed through openings in the enclosure 30.
  • the input devices 14 may enable a user to interact with the handheld device 10A.
  • the input devices 14 may enable the user to activate or deactivate the handheld device 10A, navigate a user interface to a home screen, navigate a user interface to a user- configurable application screen, activate a voice-recognition feature, provide volume control, or toggle between vibrate and ring modes.
  • a suitable electronic device 10 specifically a tablet device
  • the tablet device 10B may be any IPAD® model available from Apple Inc.
  • the computer 10C may be any MACBOOK® or IMAC® model available from Apple Inc.
  • Another example of a suitable electronic device 10, specifically a watch 10D is shown in FIG. 5.
  • the watch 10D may be any APPLE WATCH® model available from Apple Inc.
  • the tablet device 10B, the computer 10C, and the watch 10D each also includes an electronic display 12, input devices 14, I/O ports 16, and an enclosure 30.
  • the electronic display 12 may display a GUI 32.
  • the GUI 32 shows a visualization of a clock.
  • the electronic display 12 may receive image data 48 for display on the electronic display 12.
  • the electronic display 12 includes display driver circuitry that includes scan driver circuitry 50 and data driver circuitry 52 that can program the image data 48 onto display pixels 54.
  • the display pixels 54 may each contain one or more self-emissive elements, such as a light-emitting diodes (LEDs) (e.g., organic light emitting diodes (OLEDs) or micro-LEDs (pLEDs)).
  • LEDs light-emitting diodes
  • OLEDs organic light emitting diodes
  • pLEDs micro-LEDs
  • Different display pixels 54 may emit different colors (e.g., red, green, blue (RGB)). For example, some of the display pixels 54 may emit red light, some may emit green light, and some may emit blue light. Thus, the display pixels 54 may be driven to emit light at different brightness levels to cause a user viewing the electronic display 12 to perceive an image formed from different colors of light.
  • the display pixels 54 may also correspond to hue and/or luminance levels of a color to be emitted and/or to alternative color combinations, such as combinations that use cyan, magenta, and yellow (CMY), or others.
  • the scan driver 50 may provide scan signals (e.g., pixel reset, data enable, on- bias stress) on scan lines 56 to control the display pixels 54 by row.
  • scan signals e.g., pixel reset, data enable, on- bias stress
  • the scan driver 50 may cause a row of the display pixels 54 to become enabled to receive a portion of the image data 48 from data lines 58 from the data driver 52.
  • an image frame of image data 48 may be programmed onto the display pixels 54 row by row.
  • Other examples of the electronic display 12 may program the display pixels 54 in groups other than by row.
  • FIG. 7 illustrates a first timing diagram 60 for an image frame 62.
  • the first timing diagram 60 for the image frame 62 includes an active frame 64 and a blanking frame 66.
  • image data may be written to pixels of the electronic display 12.
  • the blanking frame 66 may represent a vertical blanking (VBLANK) period during which no data is written to nor displayed by the pixels of the electronic display 12.
  • the image frame 62 may have a duration of about 8.3 milliseconds (ms), and the vertical blanking may have a duration about 500 microseconds (ps).
  • a second timing diagram 68 for the image frame 62 includes the active frame 64 and the blanking frame 66. However, the active frame 64 is divided into a first portion 70 and a second portion 72 by an intra-frame pause (IFP) 74. As discussed above, writing image data to the pixels of the electronic display 12 may stop during the intra-frame pause 74. During this time, for example, the electronic display 12 may check for a touch input. In some embodiments, a length (e.g., duration) of the intra-frame pause 74 may be about 500 microseconds (ps).
  • the present disclosure relates to adjusting the occurrence locations of the pauses, including the intra-frame pause (IFP) 74 and the vertical blanking (VBLANK) period 66, to be at or near an end of the electronic display 12 to reduce an occurrence of visual artifacts on the electronic display 12 and improve touch detection sensitivity of the electronic display 12.
  • IFP intra-frame pause
  • VBLANK vertical blanking
  • FIG. 8 illustrates a timing diagram 80 showing an embodiment of a portion of the electronic display 12 with dual-data-line display panel and double row driving.
  • FIG. 8 illustrates a timing diagram 80 showing an embodiment of a portion of the electronic display 12 with dual-data-line display panel and double row driving.
  • CDIC column driver integrated circuit
  • CDTC column driver integrated circuit
  • the line-time for each data line 58 may be extended by driving multiple rows (e.g., two rows) of pixels of the electronic display simultaneously and having more than one data lines (e.g., double data-line) per column of sub-pixels.
  • double data-line may extend the line time for each data line to double the length.
  • the display pixel 54 on the row #N may receive a portion of the image data 48 from data line 58A from the data driver 52, and the display pixel 54 on the row #N+1 may receive a portion of the image data 48 from data line 58B from the data driver 52.
  • the display pixel 54 on the row #N+2 may receive a portion of the image data 48 from data line 58A from the data driver 52
  • the display pixel 54 on the row #N+3 may receive a portion of the image data 48 from data line 58B from the data driver 52.
  • each data line may effectively have double the length of line time since each column of display pixels 54 can receive image data on two display pixels 54 of different rows via different data lines.
  • more than two data lines may be operated at a time, and/or more than two rows may be driven at a time to extend the line time for each data line.
  • FIG. 9 illustrates a diagram 90 showing an embodiment of a portion of the electronic display 12 with dual-data4ine display panel and double row interlaced driving.
  • two data lines 58A and 58 B are connected to each display pixel 54, and double row interlaced driving is used.
  • the last two rows to have been driven in the first portion 70 may be at or near an end 92 of the electronic display 12.
  • pixel driving may pause to allow the touch sensor system to perform touch sensing at the halfway, i.e., the intra-frame pause (IFP) 74.
  • IFP intra-frame pause
  • the image frame 62 may have a duration of about 8.3 milliseconds (ms)
  • the intra-frame pause (IFP) 74 may have a duration about 0.5 milliseconds (ms)
  • the vertical blanking (VBLANK) 66 may have a duration about 0.5 milliseconds (ms)
  • the active frame 64 may have a duration about 7.3 milliseconds (ms).
  • the line-time for each data line may be extended by driving multiple rows (e.g., two rows) of pixels of the electronic display and having more than one data lines (e.g., double data-line) per column of sub-pixels.
  • using a double data-line arrangement may extend the line time for each data line to double the length of the display without extending the time involved in refreshing the display.
  • more than two data lines may be operated at a time, and/or more than two rows may be driven at a time in an interlaced pattern to extend the line time for each data line.
  • FIG. 10 illustrates a timing diagram 100 showing an embodiment of a portion of the electronic display 12 with dual-data-line display panel and double row interlaced driving.
  • two data lines 58A and 58B are connected to each display pixel 54.
  • the last two rows to have been driven in the first portion 70 may be at or near an end 92 of the electronic display 12.
  • pixel driving may pause to allow the touch sensor system to perform touch sensing at the halfway, i.e., the intra-frame pause (IFP) 74.
  • IFP intra-frame pause
  • FIG. 11 illustrates a schematic view of an embodiment of a display panel 1 10 with double data-line per column of sub-pixels and top and bottom driving for large displays.
  • One or more power sources 26 may be used at different locations of the display panel 110 to generate gamma reference voltages.
  • the processor core complex 18 Soc may control the TCON 112 (timing controller board), which may control the operations of the column driver integrated circuits (CDIC) 82 and 84 for multiple data line (e.g., double data-line) driving and/or multiple data line interlaced driving described above.
  • CDIC column driver integrated circuits
  • FIG. 12 illustrates a block diagram for a system 120, in which the interlaced display in the present disclosure is configured to work compatibly with the image processing pipeline designed for progressive display (PIPELINE) 122 by using a half-a- frame buffer (F/B) 124.
  • PIPELINE progressive display
  • F/B half-a- frame buffer
  • a few tens of row latency may be used between the portion of image data 48 prepared by the PIPELINE 122 and the portion of image data 48 under scanning on the electronic display 12.
  • rows are not driven successively, accordingly, more latency time needed to use the interlaced driving with the PIPELINE 122.
  • the half-a-frame buffer 124 may store half of a frame of image data 48 processed by the PIPELINE 122 to be used for interlaced driving so that the time latency is sufficient for the interlaced driving. As illustrated in FIG.
  • the half-a-frame buffer 124 is selected when interlaced display is used for the display 12, and the half-a-frame buffer 124 may be bypassed or disabled (e.g., turned off or disconnected) when progressive display is used for the display 12 Accordingly, the system 120 may be used for both interlaced display and progressive display.
  • FIG. 13 illustrates a plot 130 showing one embodiment of a time latency for the system 120 when interlaced display (single row interlaced driving is illustrated in FIG. 13) is used with the PIPELINE 122.
  • an image frame 132 displaying on the display 12 has a duration of 8.3 milliseconds (ms) with 3000 rows by way of example (i.e., row # 0001 to row # 3000). There may be more or fewer rows in other embodiments.
  • a curve 134 shows the rows of the image data 48 of the image frame 132 prepared by the PIPELINE 122 with respect to time with a starting time at tpl.
  • the half-a-frame buffer 124 may store at least half of the 3000 rows of the image data 48 of the frame 132 prepared by the PIPELINE 122, which may provide at least 4.15 ms latency for the interlaced display. Accordingly, the half-a-frame buffer 124 stores sufficient rows of image data 48 of the frame 132 prepared by the PIPELINE 122 for the interlaced display.
  • a curve 136 shows the scanning of the odd rows of the image data 48 of the image frame 132
  • a curve 138 shows the scanning of the even rows of the image data 48 of the image frame 132 (IFP and VBLANK not illustrated in the curves 136 and 138 in FIG. 13).
  • the odd rows of the image frame 132 are driven first, then the even rows of the image frame 132 are driven.
  • FIG. 13 shows the odd rows of the image frame 132.
  • the PIPELINE 122 may have at least half of the 3000 rows of the image frame 132 prepared. During the scanning of the odd rows, the PIPELINE 122 continues preparing the rest rows of the image data 48 of the image frame 132, and for a row 140 with row number N (N is an odd number in the illustrated example), the PIPELINE 122 prepares the row 140 at a time tl, which is before a scanning time t2 of the row 140 on the curve 136.
  • the PIPELINE 122 is configured to finish preparing the rest rows of the image data 48 of the image frame 132 during the scanning of the odd rows, i.e., curve 136, and the PIPELINE 122 is configured to have a row prepared before the moment it needs to be scanned on the curve 136.
  • the PIPELINE 122 may be preparing row #2999
  • the PIPELINE 122 may be preparing row #3000.
  • the system 120 may be used for multiple rows driving (e.g., two rows driving).
  • FIG. 14 illustrates a timing plot 150 showing another embodiment of a time latency for the system 120 when interlaced display is used with the PIPELINE 122.
  • the PIPELINE 122 in both Soc 18 and Tcon 112 may run two times faster than its operating speed in the progressive display.
  • a curve 152 shows the rows of the image data 48 of the image frame 132 prepared by the PIPELINE 122 with respect to time with a starting time at tp2.
  • a time latency 154 is used for the interlaced display.
  • a curve 156 shows the scanning of the odd rows of the image data 48 of the image frame 132
  • a curve 158 shows the scanning of the even rows of the image data 48 of the image frame 132 (IFP and VBLANK not illustrated in the curves 156 and 158 in FIG. 14, and single row driving is used in FIG. 14)
  • the odd rows of the image frame 132 are driven first, then the even rows of the image frame 132 are driven.
  • FIG. 14 the odd rows of the image frame 132 are driven first, then the even rows of the image frame 132 are driven.
  • the PIPELINE 122 may have several rows of the image frame 132 prepared within the latency time 154. During the scanning of the odd rows, the PIPELINE 122 continues preparing the rest rows of the image data 48 of the image frame 132, and for the row 140 with row number N (N is an odd number in the illustrated example), the PIPELINE 122 prepares the row 140 at time t6, which is before the scanning time t7 of the row 140 on the curve 156.
  • the PIPELINE 122 is configured to run two times faster than its operating speed in the progressive display and finish preparing the rest rows of the image data 48 of the image frame 132 during the scanning of the odd rows, i.e., curve 156.
  • the PIPELINE 122 is configured to have a row prepared before the moment it needs to be scanned on the curve 156. For example, when the curve 156 is scanning row #2997, the PIPELINE 122 may be preparing row #2999, and when the curve 136 is scanning row #2999, the PIPELINE 122 may be preparing row #3000.
  • the PIPELINE 122 has all the 3000 rows of the image frame 132 prepared, and the curve 158 may use the even rows of the prepared 3000 rows of the image frame 132 for interlaced scanning starting at t8.
  • personally identifiable information should follow privacy policies and practices that are generally recognized as meeting or exceeding industry or governmental requirements for maintaining the privacy of users.
  • personally identifiable information data should be managed and handled so as to minimize risks of unintentional or unauthorized access or use, and the nature of authorized use should be clearly indicated to users.

Abstract

L'invention concerne des systèmes et des procédés de programmation d'un affichage électronique (12) à double rangée. Un système peut comprendre des circuits de traitement (122) qui génèrent des données d'image (48) et un affichage électronique (12) qui programme de multiples rangées de pixels d'affichage (54) avec différentes données de pixel des données d'image (48) en même temps. Ceci peut permettre une conduite entrelacée à double rangée pour réduire ou éliminer des artéfacts d'image dus à des pauses intra-images.
PCT/US2023/027846 2022-07-20 2023-07-14 Commande d'affichage à rangées multiples pour atténuer une interaction de sous-système de capteur tactile WO2024019948A1 (fr)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US202263390872P 2022-07-20 2022-07-20
US63/390,872 2022-07-20
US18/217,028 2023-06-30
US18/217,028 US20240029625A1 (en) 2022-07-20 2023-06-30 Multiple-row display driving to mitigate touch sensor subsystem interaction

Publications (1)

Publication Number Publication Date
WO2024019948A1 true WO2024019948A1 (fr) 2024-01-25

Family

ID=87571888

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2023/027846 WO2024019948A1 (fr) 2022-07-20 2023-07-14 Commande d'affichage à rangées multiples pour atténuer une interaction de sous-système de capteur tactile

Country Status (1)

Country Link
WO (1) WO2024019948A1 (fr)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20170372672A1 (en) * 2015-01-20 2017-12-28 Sharp Kabushiki Kaisha Liquid crystal display device, and method of manufacturing liquid crystal display device

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20170372672A1 (en) * 2015-01-20 2017-12-28 Sharp Kabushiki Kaisha Liquid crystal display device, and method of manufacturing liquid crystal display device

Similar Documents

Publication Publication Date Title
US10992911B2 (en) Systems and methods for in-frame sensing and adaptive sensing control
JP7418544B2 (ja) 複数解像度セクションディスプレイパネルシステム及び方法
US11205363B2 (en) Electronic display cross-talk compensation systems and methods
US11756481B2 (en) Dynamic voltage tuning to mitigate visual artifacts on an electronic display
US10665157B2 (en) Pre-compensation for pre-toggling-induced artifacts in electronic displays
US10573234B2 (en) Systems and methods for in-frame sensing and adaptive sensing control
US11271181B1 (en) Electronic display visual artifact mitigation
US11756505B2 (en) Peak luminance control to enable higher display brightness
KR102058331B1 (ko) 초기 픽셀 재설정 시스템들 및 방법들
US20240029625A1 (en) Multiple-row display driving to mitigate touch sensor subsystem interaction
WO2024019948A1 (fr) Commande d'affichage à rangées multiples pour atténuer une interaction de sous-système de capteur tactile
US20240005835A1 (en) Pulse Splitting for Motion Artifact Reduction
US20240054945A1 (en) Emission Staggering for Low Light or Low Gray Level
US20240054942A1 (en) Electronic Display Pixel Grouping to Mitigate Motion Blur
US20240013693A1 (en) Systems and methods for clock frequency control during low display refresh rates in electronic devices
US11972713B2 (en) Systems and methods for point defect compensation
US20240054936A1 (en) Emission row shuffling for pulsed electronic displays
US20240005833A1 (en) Dynamic vreset and vssel tuning for better low gray accuracy and power saving
US20240005848A1 (en) In-Pixel Compensation for Current Droop and In-Pixel Compensation Timing
US20230368718A1 (en) Display Pixel Non-Uniformity Compensation
US20240021132A1 (en) Spatiotemporal dither for pulsed digital display systems and methods
US20230197020A1 (en) Emission profile tracking for electronic displays
US20240105115A1 (en) Electronic Display Timing to Mitigate Image Artifacts or Manage Sensor Coexistence
US20230186865A1 (en) Tile Passive Matrix for Display Backlight Systems
US11227558B1 (en) Subpixel layout compensation to correct color fringing on an electronic display

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 23754897

Country of ref document: EP

Kind code of ref document: A1