WO2024005007A1 - ケーブル - Google Patents

ケーブル Download PDF

Info

Publication number
WO2024005007A1
WO2024005007A1 PCT/JP2023/023778 JP2023023778W WO2024005007A1 WO 2024005007 A1 WO2024005007 A1 WO 2024005007A1 JP 2023023778 W JP2023023778 W JP 2023023778W WO 2024005007 A1 WO2024005007 A1 WO 2024005007A1
Authority
WO
WIPO (PCT)
Prior art keywords
differential
signal
input
converter
conversion section
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/JP2023/023778
Other languages
English (en)
French (fr)
Japanese (ja)
Inventor
亮規 新名
健司 田中
和也 波戸岡
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nuvoton Technology Corp Japan
Original Assignee
Nuvoton Technology Corp Japan
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nuvoton Technology Corp Japan filed Critical Nuvoton Technology Corp Japan
Priority to JP2024530875A priority Critical patent/JPWO2024005007A1/ja
Priority to EP23831447.0A priority patent/EP4550730A4/en
Priority to CN202380050079.6A priority patent/CN119452607A/zh
Publication of WO2024005007A1 publication Critical patent/WO2024005007A1/ja
Priority to US18/990,996 priority patent/US20250125070A1/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01B—CABLES; CONDUCTORS; INSULATORS; SELECTION OF MATERIALS FOR THEIR CONDUCTIVE, INSULATING OR DIELECTRIC PROPERTIES
    • H01B11/00—Communication cables or conductors
    • H01B11/18—Coaxial cables; Analogous cables having more than one inner conductor within a common outer conductor
    • H01B11/1895—Particular features or applications
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0264—Arrangements for coupling to transmission lines
    • H04L25/0272—Arrangements for coupling to multiple lines, e.g. for differential transmission
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01B—CABLES; CONDUCTORS; INSULATORS; SELECTION OF MATERIALS FOR THEIR CONDUCTIVE, INSULATING OR DIELECTRIC PROPERTIES
    • H01B11/00—Communication cables or conductors
    • H01B11/18—Coaxial cables; Analogous cables having more than one inner conductor within a common outer conductor
    • H01B11/1808—Construction of the conductors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01B—CABLES; CONDUCTORS; INSULATORS; SELECTION OF MATERIALS FOR THEIR CONDUCTIVE, INSULATING OR DIELECTRIC PROPERTIES
    • H01B11/00—Communication cables or conductors
    • H01B11/18—Coaxial cables; Analogous cables having more than one inner conductor within a common outer conductor
    • H01B11/1834—Construction of the insulation between the conductors
    • H01B11/1843—Construction of the insulation between the conductors of tubular structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01B—CABLES; CONDUCTORS; INSULATORS; SELECTION OF MATERIALS FOR THEIR CONDUCTIVE, INSULATING OR DIELECTRIC PROPERTIES
    • H01B11/00—Communication cables or conductors
    • H01B11/18—Coaxial cables; Analogous cables having more than one inner conductor within a common outer conductor
    • H01B11/1869—Construction of the layers on the outer side of the outer conductor
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0264—Arrangements for coupling to transmission lines
    • H04L25/0266—Arrangements for providing Galvanic isolation, e.g. by means of magnetic or capacitive coupling

Definitions

  • the present disclosure relates to cables.
  • Patent Document 1 discloses a technique for reducing the number of electric wires by using the ground shield of a coaxial line or an STP line as a signal line for low-speed communication.
  • the number of electric wires can be reduced to two in addition to the ground shield, but it is desired to further reduce the number of electric wires.
  • the present disclosure provides a cable that can reduce the number of electric wires.
  • the cable according to the present disclosure includes a first conversion section, a second conversion section, and a coaxial line, and the first conversion section and the second conversion section each receive a differential signal and are single-ended. It has a differential-to-single converter that outputs a signal, and a single-to-differential converter that receives a single-ended signal and outputs a differential signal, and the first converter and the second converter are Connected via coaxial line.
  • the number of electric wires can be reduced.
  • FIG. 1 is a configuration diagram showing an example of a cable according to an embodiment. It is a figure showing an example of the layer structure of the coaxial line concerning an embodiment.
  • FIG. 3 is a diagram showing an example of a cross-sectional structure around a retimer according to an embodiment.
  • FIG. 3 is a diagram for explaining power consumption when the coaxial line side is AC coupled.
  • FIG. 3 is a diagram for explaining power consumption when the coaxial line side is DC-coupled.
  • FIG. 3 is a diagram schematically showing that the encoding method on the input side and the encoding method on the output side are different. It is a block diagram which shows another example of the cable based on embodiment.
  • FIG. 3 is a diagram showing an example of the cable based on embodiment.
  • FIG. 2 is a configuration diagram showing an example of a differential-to-single conversion section according to an embodiment.
  • FIG. 2 is a configuration diagram showing an example of a single differential conversion section according to an embodiment. It is a block diagram which shows another example of the differential single conversion part based on embodiment.
  • FIG. 7 is a configuration diagram showing another example of the single differential conversion section according to the embodiment.
  • FIG. 2 is a circuit diagram showing an example of a differential-to-single conversion section and a single-to-differential conversion section according to an embodiment.
  • FIG. 2 is a peripheral circuit diagram of a single differential converter according to an embodiment.
  • a cable includes a first conversion section, a second conversion section, and a coaxial line, and the first conversion section and the second conversion section each receive a differential signal. , a differential-to-single converter that outputs a single-end signal, and a single-to-differential converter that receives the single-end signal and outputs a differential signal, wherein the first converter and the second converter are connected via the coaxial line.
  • the differential-to-single converter included in one of the first converter and the second converter converts a differential signal into a single-end signal and outputs it
  • the first converter and the second converter The single-differential converter included in the other converts the input single-end signal into a differential signal and outputs the differential signal. Therefore, it is sufficient that at least a single-end signal is transmitted on the coaxial line connecting one differential-to-single conversion section and one single-to-differential conversion section, and one differential-to-single conversion section and one single-to-differential conversion section are connected to each other.
  • the number of electric wires can be reduced by reducing the number of electric wires to one.
  • the first converter and the second converter may be switchable so that either the differential-to-single converter or the single-differential converter is used, respectively.
  • HDMI registered trademark
  • High Definition Multimedia Interface High Definition Multimedia Interface
  • first conversion section and the second conversion section may each have DC coupling on the coaxial line side and AC coupling on the side opposite to the coaxial line.
  • the coaxial line side is DC coupled, current consumption can be made smaller than when the coaxial line side is AC coupled, and power consumption can be reduced.
  • first converting section and the second converting section may each be covered with a metal shield.
  • EMI Electro Magnetic Interference
  • an external shield that covers the coaxial line may be connected to the ground of a board on which the metal shield and the first conversion section or the second conversion section are mounted.
  • EMI generated from the cable can be further suppressed.
  • the differential-to-single converter has two output terminals capable of outputting differential signals, and one output terminal of the two output terminals is connected to a terminating resistor to output a single-ended signal. may be output.
  • the single differential conversion section has two input terminals into which differential signals can be input, and one input terminal of the two input terminals is connected to a terminating resistor, so that a single-ended signal can be input. may be input.
  • the terminating resistor may be built into the first conversion section or the second conversion section.
  • the number of parts can be reduced by incorporating the terminating resistor in the first conversion section or the second conversion section in advance.
  • the differential-to-single converter has a single-end output section that outputs a single-end signal and a differential output section that outputs a differential signal, and which one of the single-end output section and the differential output section It may be possible to switch so that either one is used.
  • the single-end output section of the single-end output section and the differential output section it is possible to realize a differential-to-single conversion section that outputs a single-end signal. For example, there is no need to prepare a dedicated product that outputs a single-end signal, and a component that can switch and output both a single-end signal and a differential signal can be used as the differential-to-single converter.
  • the single-differential conversion section has a single-end input section into which a single-end signal is input, and a differential input section into which a differential signal is input, and among the single-end input section and the differential input section, It may be possible to switch so that either one is used.
  • the single-end input section of the single-end input section and the differential input section it is possible to realize a single-differential conversion section into which a single-end signal is input. For example, there is no need to prepare a dedicated product into which a single-end signal is input, and a component that can switch and input both a single-end signal and a differential signal can be used as a single-differential converter.
  • the differential-to-single converter may output a single-end signal with a larger amplitude than the amplitude of the input differential signal.
  • the S/N can be ensured by increasing the amplitude when converting a differential signal into a single-ended signal.
  • the differential-to-single conversion section and the single-to-differential conversion section each include a differential amplifier that receives a differential signal and outputs a first differential signal, and a differential amplifier that receives one of the differential signals.
  • a single differential converter outputting a second differential signal, the first differential signal and the second differential signal being input, and one of the first differential signal and the second differential signal; and a switch that switches and outputs the output.
  • both the functions of a differential-to-single converter and a single-to-differential converter can be realized by a differential amplifier, a single differential converter, and a switch, and the signal output by the switch can be realized by a differential amplifier, a single differential converter, and a switch.
  • the function of the differential-to-single conversion section and the function of the single-to-differential conversion section can be switched.
  • the single differential converter receives a first input signal, which is one of the differential signals, and a second input signal, and has an output terminal for a first output signal for the first input signal;
  • the input terminal for the second input signal may be capacitively coupled.
  • the first output signal is fed back to the second input signal via the capacitor, it is possible to suppress the amplitude of the second input signal from becoming small, and it is possible to secure S/N. .
  • the second input signal may include a bias signal at an intermediate potential of the differential signal.
  • the same replica circuit as the circuit to which the first input signal is input may be connected to the output terminal of the second output signal for the second input signal.
  • the load on the output terminal of the first output signal and the load on the output terminal of the second output signal can be balanced, and the waveform of the output signal can be improved.
  • the first conversion unit and the second conversion unit detects an error in the input single-end signal
  • the first conversion unit and the second conversion unit The differential-to-single conversion section included in the other of the sections may be notified to increase the amplitude of the single-ended signal to be output.
  • the differential-to-single converter when an error is detected in the single-end signal input to the single-differential converter, the differential-to-single converter can increase the amplitude of the single-end signal output, so the signal connection can improve sex.
  • the encoding method on the input side and the encoding method on the output side in each of the differential single conversion section and the single differential conversion section may be different.
  • the encoding method on the input side of the differential single converter is a binary encoding method
  • the encoding method on the output side is a multivalue encoding method of three or more values
  • the encoding method in the single differential converter The encoding method on the input side may be a multilevel encoding method of three or more values
  • the encoding method on the output side may be a binary encoding method.
  • multiple values can be expressed in a single-ended signal, and the amount of information in the signal transmitted to one electric wire increases, so the number of electric wires can be further reduced.
  • FIG. 1 is a configuration diagram showing an example of a cable 1 according to an embodiment.
  • the cable 1 includes a first retimer 10a, a second retimer 10b, and a coaxial line 20.
  • the first retimer 10a is an example of a first converter
  • the second retimer 10b is an example of a second converter.
  • the first retimer 10a and the second retimer 10b have a differential-to-single converter 11 and a single-to-differential converter 12, respectively.
  • the first retimer 10a includes a plurality of differential-to-single conversion sections 11 and a plurality of single-to-differential conversion sections 12
  • the second retimer 10b includes a plurality of differential-to-single conversion sections 11 and a plurality of single-to-differential conversion sections. It has a section 12.
  • the differential-to-single converter 11 receives a differential signal and outputs a single-ended signal.
  • the single-differential converter 12 receives a single-end signal and outputs a differential signal.
  • the first retimer 10a and the second retimer 10b are connected via a coaxial line 20. Further, for example, a connector is connected to each of the first retimer 10a and the second retimer 10b.
  • the connector is, for example, a USB (Universal Serial Bus) connector.
  • the differential-to-single converter 11 converts the differential signal input from the connector into a single-end signal, and outputs the signal to the coaxial line 20.
  • the single-differential converter 12 converts a single-end signal input from the coaxial line 20 into a differential signal, and outputs the differential signal to the connector.
  • the differential-to-single converter 11 included in one of the first retimer 10a and the second retimer 10b converts a differential signal into a single-end signal and outputs the signal
  • the first retimer 10a and the second retimer 10b The single-differential converter 12 included in the other converts the input single-end signal into a differential signal and outputs the differential signal. Therefore, it is sufficient that at least a single-end signal is transmitted on the coaxial line 20 connecting one differential-to-single conversion section 11 and one single-to-differential conversion section 12;
  • the number of electric wires connected to the differential conversion section 12 can be reduced to one, and the number of electric wires can be reduced.
  • the first retimer 10a and the second retimer 10b will also be referred to as the retimer 10.
  • the first converter and the second converter are not limited to retimers, but may be redrivers, repeaters, or the like. That is, the first retimer 10a and the second retimer 10b may each be a redriver or a repeater.
  • FIG. 2 is a diagram showing an example of the layered structure of the coaxial line 20 according to the embodiment.
  • the coaxial line 20 includes, for example, a center conductor provided at its center, and radially outward from the center conductor, an insulator, an external shield, a copper foil, a wire identification paint coating, an insulation coating, and the like. will be provided. Note that the layer structure shown in FIG. 2 is an example, and some of the structures may not be provided, or additional structures may be provided.
  • FIG. 3 is a diagram showing an example of a cross-sectional structure around the retimer 10 according to the embodiment.
  • the retimer 10 is mounted on a substrate such as a paddle card. Further, a connector and a coaxial line 20 are connected to this board. Thereby, the retimer 10 converts the differential signal input from the connector into a single-ended signal and outputs it to the coaxial line 20, or converts the single-ended signal input from the coaxial line 20 into a differential signal. It can be output to the connector.
  • the first retimer 10a and the second retimer 10b are each covered with a metal shield.
  • EMI generated from the cable 1 can be suppressed by the metal shield.
  • the external shield covering the coaxial line 20 is connected to the metal shield and the ground (for example, a ground pad) of the board on which the retimer 10 (the first retimer 10a or the second retimer 10b) is mounted. Thereby, EMI generated from the cable 1 can be further suppressed.
  • the first retimer 10a and the second retimer 10b may each have DC coupling on the coaxial line 20 side, and AC coupling on the side opposite to the coaxial line 20 (ie, the connector side). Since the coaxial line 20 side is DC coupled, current consumption can be made smaller than when the coaxial line 20 side is AC coupled, and power consumption can be reduced. This will be explained using FIGS. 4A and 4B.
  • FIG. 4A is a diagram for explaining power consumption when the coaxial line 20 side is AC coupled.
  • FIG. 4B is a diagram for explaining power consumption when the coaxial line 20 side is DC coupled.
  • the differential-to-single converter 11 performs signal processing when converting a differential signal into a single-end signal.
  • the single-differential converter 12 performs signal processing when converting a single-ended signal into a differential signal.
  • the differential-to-single converter 11 may perform signal processing to output a single-end signal with a larger amplitude than the amplitude of the input differential signal.
  • S/N By increasing the amplitude when converting a differential signal into a single-ended signal, S/N can be ensured.
  • the differential-to-single conversion section 11 and the single-to-differential conversion section 12 may differ in the encoding method on the input side and the encoding method on the output side in each of the differential-to-single conversion section 11 and the single-to-differential conversion section 12, respectively. You may also encode it to make it appear.
  • the encoding method on the input side (connector side) and the encoding method on the output side (coaxial line 20 side) are different
  • the encoding method on the input side (coaxial line 20 side) is different.
  • the encoding method on the output side (connector side) is different from the encoding method on the output side (connector side).
  • FIG. 5 is a diagram schematically showing that the encoding method on the input side and the encoding method on the output side are different.
  • the differential-to-single converter 11 is shown.
  • the encoding method on the input side (connector side) in the differential single converter 11 is a binary encoding method
  • the encoding method on the output side (coaxial line 20 side) is a three-value or more encoding method.
  • This is a multi-value encoding method.
  • the encoding method on the input side (coaxial line 20 side) of the single differential conversion unit 12 is a multi-value encoding method of 3 or more
  • the encoding method on the output side (connector side) is This is a binary encoding method.
  • the single-to-differential converter 12 included in one of the first retimer 10a and the second retimer 10b detects an error in the input single-end signal
  • the single differential conversion unit 12 included in the first retimer 10a and the second retimer 10b The differential-to-single converter 11 of the other one is notified to increase the amplitude of the single-end signal to be output.
  • the amplitude of the single-end signal to be outputted to the differential-to-single converter 11 of the second retimer 10b is Notify to increase.
  • the single-to-differential converter 12 of the second retimer 10b detects an error in the input single-end signal
  • the single-to-differential converter 12 outputs the single-end signal to the differential-to-single converter 11 of the first retimer 10a. signal to increase the amplitude of.
  • the single differential conversion unit 12 stores a pattern in a fixed order, such as a pattern indicated by PRBS (Pseudo Random Binary Sequence), and when a signal of a pattern different from the pattern is input, Detect errors.
  • PRBS Physical Random Binary Sequence
  • the differential-to-single converter 11 can increase the amplitude of the single-end signal to be output. Connectivity can be improved.
  • the first retimer 10a and the second retimer 10b may be switchable so that either the differential-to-single converter 11 or the single-to-differential converter 12 is used, respectively. This will be explained using FIG. 6.
  • FIG. 6 is a configuration diagram showing another example of the cable 1 according to the embodiment.
  • the differential-to-single conversion section 11 and the single-to-differential conversion section 12 are connected in parallel in one path, and either the differential-to-single conversion section 11 or the single-to-differential conversion section 12 can be switched to be used.
  • the first retimer 10a has a plurality of combinations of differential-to-single converters 11 and single-to-differential converters 12 connected in parallel
  • the second retimer 10b has a plurality of combinations of differential-to-single converters 11 and single-to-differential converters 12 connected in parallel.
  • 11 and a single differential conversion section 12. For example, by rewriting the register with a switching signal, either the differential-to-single conversion section 11 or the single-to-differential conversion section 12 is switched to be used. Note that the above switching may be performed using an external pin or the like.
  • the second retimer 10b for all the combinations of differential-to-single converters 11 and single-to-differential converters 12, among the differential-to-single converters 11 and single-to-differential converters 12, Switching is performed so that only the single differential conversion section 12 is used. In this case, a signal is input to the first retimer 10a, and a signal is output from the second retimer 10b.
  • the second retimer 10b for all the combinations of differential-to-single converters 11 and single-to-differential converters 12, among the differential-to-single converters 11 and single-to-differential converters 12, Switching is performed so that only the differential-to-single converter 11 is used. In this case, a signal is input to the second retimer 10b, and a signal is output from the first retimer 10a.
  • FIGS. 7A to 9B a method for implementing the differential-to-single converter 11 and the single-to-differential converter 12 will be described using FIGS. 7A to 9B.
  • the differential-to-single converter 11 can be implemented using the method described in FIG. 7A, FIG. 8A, or FIG. 9A
  • the single-differential converter 12 can be implemented using the method described in FIG. 7B, FIG. 8B, or FIG. 9A.
  • FIG. 7A is a configuration diagram showing an example of the differential-to-single converter 11 according to the embodiment.
  • the differential-to-single converter 11 has two output terminals t1 and t2 that can output differential signals, and one output terminal t2 of the two output terminals t1 and t2 is A single-ended signal may be output by being connected to a terminating resistor.
  • a termination resistor to one output terminal t2 of the two output terminals t1 and t2 that can output differential signals, it is possible to realize the differential-to-single converter 11 that outputs a single-ended signal. .
  • there is no need to prepare a dedicated product that outputs a single-ended signal and a component that receives a differential signal and outputs a differential signal can be used as the differential-to-single converter 11.
  • FIG. 7B is a configuration diagram showing an example of the single differential conversion section 12 according to the embodiment.
  • the single differential conversion unit 12 has two input terminals t11 and t12 into which differential signals can be input, and one input terminal t12 of the two input terminals t11 and t12 is A single-ended signal may be input by being connected to a terminating resistor.
  • a terminating resistor to one input terminal t12 of the two input terminals t11 and t12 into which differential signals can be input, a single differential conversion section 12 into which a single-ended signal is input is realized. can. For example, there is no need to prepare a dedicated product into which a single-ended signal is input, and a component which receives a differential signal and outputs a differential signal can be used as the single-to-differential converter 12.
  • the terminating resistor may be built in the first retimer 10a or the second retimer 10b.
  • the terminating resistor connected to the differential-to-single converter 11 or the single-to-differential converter 12 of the first retimer 10a may be built in the first retimer 10a, and the The terminating resistor connected to the conversion section 11 or the single differential conversion section 12 may be built into the second retimer 10b.
  • FIG. 8A is a configuration diagram showing another example of the differential-to-single converter 11 according to the embodiment.
  • the differential-to-single converter 11 includes a single-end output section 11a that outputs a single-end signal and a differential output section 11b that outputs a differential signal. It may be possible to switch so that one of the dynamic output units 11b is used. For example, by rewriting the register with a switching signal, either the single-end output section 11a or the differential output section 11b is switched to be used. Note that the above switching may be performed using an external pin or the like.
  • the single-end output section 11a of the single-end output section 11a and the differential output section 11b it is possible to realize the differential-to-single conversion section 11 that outputs a single-end signal. For example, there is no need to prepare a dedicated product that outputs a single-end signal, and a component that can switch and output both a single-end signal and a differential signal can be used as the differential-to-single converter 11.
  • FIG. 8B is a configuration diagram showing another example of the single differential conversion section 12 according to the embodiment.
  • the single-differential converter 12 has a single-end input section 12a into which a single-end signal is input and a differential input section 12b into which a differential signal is input. and the differential input section 12b may be switched to be used. For example, by rewriting the register with a switching signal, either the single-end input section 12a or the differential input section 12b is switched to be used. Note that the above switching may be performed using an external pin or the like.
  • the single-end input section 12a of the single-end input section 12a and the differential input section 12b it is possible to realize a single-differential conversion section 12 into which a single-end signal is input. For example, there is no need to prepare a dedicated product for inputting single-end signals, and a component that can switch and input both single-end signals and differential signals can be used as the single-differential converter 12. .
  • the differential-to-single conversion section 11 and the single-to-differential conversion section 12 can be realized by components having a single-end output section 11a and a differential output section 11b, as well as a single-end input section 12a and a differential input section 12b. can.
  • these parts can be used as the differential-to-single conversion section 11.
  • the differential output section 11b and the single-end input section 12a to be used these parts can be used as the single-differential conversion section 12.
  • FIG. 9A is a circuit diagram showing an example of the differential-to-single converter 11 and the single-to-differential converter 12 according to the embodiment.
  • the differential-to-single converter 11 and the single-to-differential converter 12 each include a differential amplifier 31, a single differential converter 32, and a switch 33.
  • the differential amplifier 31 receives a differential signal and outputs a first differential signal.
  • the single differential converter 32 receives one of the differential signals and outputs a second differential signal.
  • the single differential converter 32 receives a first input signal, which is one of the differential signals, and a second input signal.
  • the switch 33 receives the first differential signal and the second differential signal, and switches and outputs one of the first differential signal and the second differential signal.
  • both the functions of the differential-to-single converter 11 and the functions of the single-to-differential converter 12 can be realized by the differential amplifier 31, the single-differential converter 32, and the switch 33.
  • the function of the differential-to-single converter 11 and the function of the single-to-differential converter 12 can be switched.
  • the differential-to-single converter 11 can be realized by switching the signal output by the switch 33 to the first differential signal. At this time, one of the first differential signals output from the switch 33 is used as a single-ended signal.
  • the single differential conversion unit 12 can be realized by switching the signal output by the switch 33 to the second differential signal.
  • FIG. 9B is a circuit diagram around the single differential converter 32 according to the embodiment, and is a circuit diagram of a portion surrounded by a broken line in FIG. 9A.
  • the single differential converter 32 is composed of transistors Tr1, Tr2, etc.
  • the first input signal is input to the gate of the transistor Tr1, and the first output signal corresponding to the first input signal is output from an output terminal (an output terminal t22 to be described later) connected to the drain of the transistor Tr1.
  • the second input signal is input to the gate of the transistor Tr2, and the second output signal corresponding to the second input signal is output from an output terminal (an output terminal t23 to be described later) connected to the drain of the transistor Tr2.
  • the output terminal of the first output signal and the input terminal of the second input signal are coupled through a capacitor C1.
  • the output terminal of the first output signal is the output terminal t22 of the single differential converter 32, as shown in FIG. 9A, and is connected to the drain of the transistor Tr1 within the single differential converter 32.
  • the input terminal of the second input signal is the input terminal t21 of the single differential converter 32, as shown in FIG. 9A, and is connected to the gate of the transistor Tr2 within the single differential converter 32.
  • the second input signal includes a bias signal at an intermediate potential of the differential signal.
  • the bias signal is generated by bias circuit 41.
  • a bias is required because the first output signal is fed back to the second input signal via the capacitor C1, but since the second input signal includes a bias signal at the intermediate potential of the differential signal, the bias of the circuit is ensured. be able to.
  • the same replica circuit 42 as the circuit to which the first input signal is input is connected to the output terminal of the second output signal.
  • the output terminal of the second output signal is the output terminal t23 of the single differential converter 32, as shown in FIG. 9A, and is connected to the drain of the transistor Tr2 within the single differential converter 32.
  • the replica circuit 42 has the same transistor Tr3, resistor R2, and current source A2 as the circuit (transistor Tr1, resistor R1, and current source A1) to which the first input signal is input.
  • the replica circuit 42 also has a capacitor C2 connected between the drain of the transistor Tr2 and the gate of the transistor Tr3.
  • the resistor R2, transistor Tr3, and current source A2 of the replica circuit 42 are connected to the output terminal of the first output signal via the capacitor C1, and the output terminal of the second output signal is connected via the capacitor C2.
  • the resistor R2, transistor Tr3, and current source A2 of the replica circuit 42 are connected.
  • the load on the output terminal of the first output signal and the load on the output terminal of the second output signal can be balanced. Therefore, the waveform of the output signal can be improved.
  • the differential-to-single converter 11 included in one of the first retimer 10a and the second retimer 10b converts a differential signal into a single-ended signal and outputs the signal
  • the first retimer 10a The single-differential converter 12 included in the other of the second retimers 10b converts the input single-end signal into a differential signal and outputs the differential signal. Therefore, it is sufficient that at least a single-end signal is transmitted on the coaxial line 20 connecting one differential-to-single conversion section 11 and one single-to-differential conversion section 12;
  • the number of electric wires connected to the differential conversion section 12 can be reduced to one, and the number of electric wires can be reduced.
  • the first retimer 10a and the second retimer 10b are each covered with a metal shield, but they do not need to be covered with a metal shield.
  • the differential-to-single converter 11 performs signal processing when converting a differential signal into a single-end signal, but it is not necessary to perform signal processing.
  • the single-to-differential converter 12 performs signal processing when converting a single-ended signal into a differential signal, but it is not necessary to perform signal processing.
  • the single differential conversion unit 12 included in one of the first retimer 10a and the second retimer 10b detects an error in the input single-end signal
  • the first retimer 10a and the second retimer 10b Although an example has been described in which the differential-to-single converter 11 included in the other of the two retimers 10b is notified to increase the amplitude of the single-end signal to be output, the notification does not need to be made.
  • the present disclosure can be applied to a cable equipped with a retimer or the like.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Dc Digital Transmission (AREA)
  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
PCT/JP2023/023778 2022-06-29 2023-06-27 ケーブル Ceased WO2024005007A1 (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP2024530875A JPWO2024005007A1 (https=) 2022-06-29 2023-06-27
EP23831447.0A EP4550730A4 (en) 2022-06-29 2023-06-27 CABLE
CN202380050079.6A CN119452607A (zh) 2022-06-29 2023-06-27 线缆
US18/990,996 US20250125070A1 (en) 2022-06-29 2024-12-20 Cable

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2022104712 2022-06-29
JP2022-104712 2022-06-29

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US18/990,996 Continuation US20250125070A1 (en) 2022-06-29 2024-12-20 Cable

Publications (1)

Publication Number Publication Date
WO2024005007A1 true WO2024005007A1 (ja) 2024-01-04

Family

ID=89383109

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2023/023778 Ceased WO2024005007A1 (ja) 2022-06-29 2023-06-27 ケーブル

Country Status (6)

Country Link
US (1) US20250125070A1 (https=)
EP (1) EP4550730A4 (https=)
JP (1) JPWO2024005007A1 (https=)
CN (1) CN119452607A (https=)
TW (1) TW202408183A (https=)
WO (1) WO2024005007A1 (https=)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05259943A (ja) * 1992-03-10 1993-10-08 Matsushita Electric Works Ltd 平衡−不平衡変換アダプタ
US20130235921A1 (en) * 2012-03-07 2013-09-12 Apple Inc. Signal conversion during transmission of serial data streams
JP2014140193A (ja) * 2014-02-25 2014-07-31 Spansion Llc ドライバ回路及びドライバ回路の調整方法
US9076575B2 (en) 2010-07-13 2015-07-07 Spectra7 Microsystems (Ireland) Limited Reduced wire count high speed data cable
JP2016018628A (ja) * 2014-07-07 2016-02-01 住友電気工業株式会社 信号伝送用ケーブル

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8462759B2 (en) * 2007-02-16 2013-06-11 Semtech Canada Corporation Multi-media digital interface systems and methods
US10484042B2 (en) * 2018-03-09 2019-11-19 Texas Instruments Incorporated Bidirectional data link

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05259943A (ja) * 1992-03-10 1993-10-08 Matsushita Electric Works Ltd 平衡−不平衡変換アダプタ
US9076575B2 (en) 2010-07-13 2015-07-07 Spectra7 Microsystems (Ireland) Limited Reduced wire count high speed data cable
US20130235921A1 (en) * 2012-03-07 2013-09-12 Apple Inc. Signal conversion during transmission of serial data streams
JP2014140193A (ja) * 2014-02-25 2014-07-31 Spansion Llc ドライバ回路及びドライバ回路の調整方法
JP2016018628A (ja) * 2014-07-07 2016-02-01 住友電気工業株式会社 信号伝送用ケーブル

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
ANONYMOUS: "PCA9615 - 2-channel multipoint Fast-mode Plus differential I2C-bus buffer with hot-swap logic", PRODUCT DATA SHEET, 16 September 2021 (2021-09-16), pages 1 - 30, XP093122622 *
See also references of EP4550730A4

Also Published As

Publication number Publication date
US20250125070A1 (en) 2025-04-17
JPWO2024005007A1 (https=) 2024-01-04
TW202408183A (zh) 2024-02-16
EP4550730A1 (en) 2025-05-07
EP4550730A4 (en) 2025-10-22
CN119452607A (zh) 2025-02-14

Similar Documents

Publication Publication Date Title
US8060663B2 (en) Physical layer interface for computing devices
US5740201A (en) Dual differential and binary data transmission arrangement
US8175172B2 (en) High speed digital galvanic isolator with integrated low-voltage differential signal interface
EP3490204B1 (en) Generation of differential signals
US7781677B2 (en) Transmission cable
US11374801B2 (en) Methods and systems for high bandwidth communications interface
JPH1197124A (ja) 高速伝送方式及びコネクタ
WO2009086142A1 (en) Asymmetric communication on shared links
US6215062B1 (en) Multi-conductor braided cable
US5708389A (en) Integrated circuit employing quantized feedback
WO2008002806A2 (en) System, method and apparatus for transmitting and receiving a transition minimized differential signal
US8737521B2 (en) Signal conversion during transmission of serial data streams
US6459323B2 (en) Interface isolator and method for communication of differential digital signals
WO2024005007A1 (ja) ケーブル
CN115834286A (zh) 一种can总线通讯接口电路
JPWO2010131428A1 (ja) 通信ケーブル
US9698746B2 (en) Active connector having loop through function
WO2010061510A1 (ja) 信号伝送装置
US20090267654A1 (en) High-Speed Transmit Driver Switching Arrangement
EP0811287A1 (en) Interface isolator circuit for differential signals
CN102035571B (zh) 信号传收电路以及噪声抑制电路
CN101889273B (zh) 信号传送系统和信号转换电路
US9048934B1 (en) Voltage mode driver with enhanced transmit hybrid circuit
CN218676026U (zh) 一种lvds信号隔离电路结构
CN113242194B (zh) 一种连接装置、耳机及连接转换器

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 23831447

Country of ref document: EP

Kind code of ref document: A1

WWE Wipo information: entry into national phase

Ref document number: 2024530875

Country of ref document: JP

WWE Wipo information: entry into national phase

Ref document number: 202380050079.6

Country of ref document: CN

WWE Wipo information: entry into national phase

Ref document number: 2023831447

Country of ref document: EP

NENP Non-entry into the national phase

Ref country code: DE

ENP Entry into the national phase

Ref document number: 2023831447

Country of ref document: EP

Effective date: 20250129

WWP Wipo information: published in national office

Ref document number: 202380050079.6

Country of ref document: CN

WWP Wipo information: published in national office

Ref document number: 2023831447

Country of ref document: EP