WO2024001230A1 - Procédé de support, équipement de communication et support de stockage - Google Patents

Procédé de support, équipement de communication et support de stockage Download PDF

Info

Publication number
WO2024001230A1
WO2024001230A1 PCT/CN2023/077540 CN2023077540W WO2024001230A1 WO 2024001230 A1 WO2024001230 A1 WO 2024001230A1 CN 2023077540 W CN2023077540 W CN 2023077540W WO 2024001230 A1 WO2024001230 A1 WO 2024001230A1
Authority
WO
WIPO (PCT)
Prior art keywords
bits
code block
synchronization header
bit
check
Prior art date
Application number
PCT/CN2023/077540
Other languages
English (en)
Chinese (zh)
Inventor
刘峰
杨剑
Original Assignee
中兴通讯股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 中兴通讯股份有限公司 filed Critical 中兴通讯股份有限公司
Publication of WO2024001230A1 publication Critical patent/WO2024001230A1/fr

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04W—WIRELESS COMMUNICATION NETWORKS
    • H04W36/00—Hand-off or reselection arrangements
    • H04W36/0005—Control or signalling for completing the hand-off
    • H04W36/0011—Control or signalling for completing the hand-off for data sessions of end-to-end connection
    • H04W36/0027—Control or signalling for completing the hand-off for data sessions of end-to-end connection for a plurality of data sessions of end-to-end connections, e.g. multi-call or multi-bearer end-to-end data connections
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04W—WIRELESS COMMUNICATION NETWORKS
    • H04W36/00—Hand-off or reselection arrangements
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04W—WIRELESS COMMUNICATION NETWORKS
    • H04W36/00—Hand-off or reselection arrangements
    • H04W36/24—Reselection being triggered by specific parameters
    • H04W36/26—Reselection being triggered by specific parameters by agreed or negotiated communication parameters
    • H04W36/28—Reselection being triggered by specific parameters by agreed or negotiated communication parameters involving a plurality of connections, e.g. multi-call or multi-bearer connections
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04W—WIRELESS COMMUNICATION NETWORKS
    • H04W76/00—Connection management
    • H04W76/10—Connection setup
    • H04W76/15—Setup of multiple wireless link connections
    • H04W76/16—Involving different core network technologies, e.g. a packet-switched [PS] bearer in combination with a circuit-switched [CS] bearer

Definitions

  • This application relates to the field of communication technology. For example, it relates to a bearing method, communication device and storage medium.
  • Flexible Ethernet FlexE technology can meet the carrying requirements of voice service characteristics and message service characteristics at the same time, becoming the future development direction of communication networks.
  • FlexE technology can support customer service transmission at the 5th Generation Mobile Communication Technology (5G) rate.
  • 5G 5th Generation Mobile Communication Technology
  • This application provides a carrying method, communication equipment and storage medium.
  • the embodiment of this application provides a bearing method, including:
  • An embodiment of the present application also provides a communication device, including: a memory, a processor, and a computer program stored in the memory and executable on the processor. When the processor executes the program, the above-mentioned carrying method is implemented.
  • Embodiments of the present application also provide a storage medium.
  • a computer program is stored on the computer-readable storage medium.
  • the computer program is executed by a processor, the above-mentioned carrying method is implemented.
  • Figure 1 is a schematic diagram of the working principle of the FlexE protocol
  • Figure 2 is a schematic diagram of the location of the overhead block in the FlexE protocol time slot
  • Figure 3 is a schematic flowchart of a carrying method provided by an embodiment
  • Figure 4 is a schematic structural diagram of a 66-bit service code block provided by an embodiment
  • Figure 5 is another structural schematic diagram of a 66-bit code block provided by an embodiment
  • Figure 6 is a schematic diagram of the synchronization header bit compression process of a 66-bit code block provided by an embodiment
  • Figure 7a is a first schematic diagram of the transcoding process of service code blocks provided by an embodiment
  • Figure 7b is a second schematic diagram of the transcoding process of service code blocks provided by an embodiment
  • Figure 7c is a third schematic diagram of the transcoding process of service code blocks provided by an embodiment
  • Figure 7d is a fourth schematic diagram of the transcoding process of service code blocks provided by an embodiment
  • Figure 8 is a schematic diagram of the process of carrying customer services by a basic unit according to an embodiment
  • Figure 9 is a schematic diagram of a basic unit carrying a FlexE time slot according to an embodiment
  • Figure 10 is a schematic structural diagram of a code block in a basic unit provided by an embodiment
  • Figure 11 is a schematic diagram of the location of the overhead part in the basic unit provided by an embodiment
  • Figure 12 is a schematic diagram of dividing sub-time slots in a basic unit according to an embodiment
  • Figure 13 is a schematic structural diagram of a basic unit provided by an embodiment
  • Figure 14 is another structural schematic diagram of a basic unit provided by an embodiment
  • Figure 15 is a schematic structural diagram of a multiframe composed of multiple basic units provided by an embodiment
  • Figure 16a is a first schematic diagram of the separation process of the synchronization header part and the data byte part in the target service code block provided by an embodiment
  • Figure 16b is a second schematic diagram of the separation process of the synchronization header part and the data byte part in the target service code block provided by an embodiment
  • Figure 16c is a third schematic diagram of the separation process of the synchronization header part and the data byte part in the target service code block provided by an embodiment
  • Figure 17 is a schematic diagram of the arrangement and position of time slots when synchronization header bits are carried intensively according to an embodiment
  • Figure 18 is a schematic diagram of another time slot arrangement position when synchronization header bits are carried intensively according to an embodiment
  • Figure 19 is a schematic diagram of the process of centralized carrying of synchronization header bits provided by an embodiment
  • Figure 20 is a schematic diagram of a process in which synchronization header bits are divided into multiple synchronization header groups and carried according to an embodiment
  • Figure 21 is a first structural schematic diagram of a basic unit including check bits provided by an embodiment
  • Figure 22 is a second structural schematic diagram of a basic unit including check bits provided by an embodiment
  • Figure 23 is a schematic structural diagram of a carrying device according to an embodiment
  • FIG. 24 is a schematic diagram of the hardware structure of a terminal device according to an embodiment.
  • Communication network is an information highway.
  • communication content was mainly voice services.
  • Communication networks using Synchronous Digital Hierarchy (SDH) and Optical Transport Network (OTN) technologies can well meet the delivery of voice services.
  • SDH Synchronous Digital Hierarchy
  • OTN Optical Transport Network
  • communication information networks mainly carry message services with an Ethernet structure, and communication network technology has also been converted to Ethernet technology.
  • FlexE technology quickly became commercially available and became the development direction of future communication networks because FlexE technology meets the carrying requirements of both voice service features and message service features.
  • FlexE technology divides 20 time slots into the 100G bit/s physical interface, which is equivalent to 20 sub-physical pipes. Different time slots are isolated from each other to meet the voice service characteristics. At the same time, each sub-time slot adopts message service characteristics. Therefore, FlexE technology meets the characteristics of voice services and message services at the same time, enabling voice services and message services to be independently carried on one network.
  • FIG 1 is a schematic diagram of the working principle of the FlexE protocol.
  • the FlexE protocol combines multiple Ethernet interfaces with a transmission rate of 100G bit/s to form a large-rate transmission channel.
  • four Ethernet interfaces with a transmission rate of 100G bit/s are combined through the FlexE protocol. Together, they form a 400G transmission channel, which is equivalent to the transmission rate of a 400G optical module. It solves the transmission needs of 400G services without increasing costs. It not only meets the transmission needs of 400G services, but also solves the problem of business problems. Issues of economic value delivered.
  • the physical layer defined by the FlexE protocol is 100G, and 20 time slots are defined on the 100G physical layer. The corresponding bandwidth of each time slot is 5G bit/s.
  • the FlexE protocol is under 64/66-bit information block encoding. Before sending the 66-bit information block, the FlexE protocol sorts and plans the 66-bit information block at the FlexE protocol layer.
  • a 66-bit information block may include a 66-bit long data block and a 66-bit long overhead block.
  • Figure 2 is a schematic diagram of the location of the overhead block in the FlexE protocol time slot. As shown in Figure 2, for 100G customer services, every 20 66-bit information blocks are divided into a group. There are a total of 20 information blocks in each group, representing 20 times. Slots, each time slot can transmit customer services at 5G speed, and customer services can choose one time slot or multiple time slots to bear and send.
  • the time slot rate provided by FlexE technology is 5G bit/s, which supports customer service bearing at twice the speed of 5G. However, it cannot provide good bearer delivery for customer services with a transmission rate lower than 5G bit/s.
  • Figure 3 is a schematic flowchart of a bearer method provided by an embodiment. As shown in Figure 3, the method may include S110, S120 and S130.
  • the customer service is encoded to form a service code block stream.
  • customer services can be understood as low-rate small-grain customer services with transmission rates less than 5G bit/s, that is, various customer services with transmission rates less than 5G bit/s, such as customers with transmission rates of 1G, 100M, and 10M. business.
  • encoding the customer service can be 64/66 encoding, which can be understood as adding 2 bits to the 64-bit customer service data and extending it into a 66-bit service code block.
  • the added 2 bits can be used as a synchronization header. bits that precede the 64-bit code block before expansion.
  • the added 2-bit code block can be used to characterize the type of service code block.
  • the added two bit values can be "01" or "10". "01” indicates that the service code block is a data code block, "10" indicates that the service code block is a control code block, and the synchronization header bit is located in the service code block.
  • the 66-bit service code block is sent out from the physical interface; when receiving, the 66-bit length service code block is identified from the code block received by the physical interface, and the 66-bit length service code block is recovered.
  • the original 64-bit code blocks are extracted and the customer service is reassembled.
  • FIG 4 is a schematic structural diagram of a 66-bit service code block provided by an embodiment.
  • Figure 4 is an 802.3 protocol 64/66 encoding rule.
  • Each code block consists of 66 bits.
  • the first 2 bits are the synchronization header of the code block.
  • the synchronization header bit is "01" to represent the data code block, and the following 8 bytes, that is, the 64-bit bit position is the 8-byte data content;
  • the synchronization header bit is "10" to represent the control code block, and the control code block is
  • the first byte content indicates the type of control code block, and the next 7 bytes indicate the content of the control code block.
  • the content of the 7 bytes is determined by the type of control code block.
  • the S code block and T code block in Figure 4 both belong to the control code block.
  • the first byte content in the S code block is 0x78, indicating that the control code block is an S code block; the T code block can be used as the end code block, or Carrying the customer byte content, the customer byte content is located in the last 7 bytes of the code block.
  • the first byte content of the T0 code block is 0x87.
  • the code block does not carry customer information.
  • T1 The first byte content of the code block is 0x99, carrying 1 byte of customer information.
  • the first byte content of the T2 code block is 0x99, carrying 2 bytes of customer information, and so on.
  • the T7 code block The first byte content is 0xFF, carrying 7 bytes of customer information.
  • the service code block stream is processed to obtain a target service code block.
  • processing the service code block stream may include: adding, deleting, code block compression, or transcoding code blocks to the service code block stream.
  • the processing includes one or more of the following:
  • the service code blocks included in the stream are synchronized header compressed; the service code blocks included in the service code block stream are transcoded.
  • an appropriate amount or Delete idle code blocks so that the rate of the service code block stream adapts to the time slot rate of the basic unit.
  • the rate of the service code block stream can be adjusted.
  • an appropriate amount of maintenance management information code blocks are added or deleted in the service code block stream, so that the rate of the target service code block stream adapts to the time slot rate of the basic unit.
  • a maintenance management information code block is added to the 66-bit service code block stream.
  • the maintenance management information code block can carry maintenance management information and can implement fault detection. Deleting or adding maintenance management information code blocks can make the rate of the target service code block stream adapt to the time slot rate of the basic unit.
  • synchronization header compression is performed on the service code blocks in the service code block stream, and the 66-bit service code block stream is compressed into a 65-bit target service code block.
  • the 66-bit service code block can be compressed or transcoded, for example, the 66-bit code block is compressed into a 65-bit code block, and the synchronization header bit is compressed from 2 bits to 1 bit. The number of information bits in the code block is saved, thereby saving network bandwidth.
  • Figure 5 is another structural schematic diagram of a 66-bit code block provided by an embodiment.
  • the first two bits of the 66-bit code block are synchronization header bits.
  • the synchronization header value is "10”, which means that the code block is a control code block.
  • the content of the first byte in the control code block that is, the control word content, determines what kind of control code block the control code block belongs to.
  • the control word corresponding to the S code block can
  • the control words corresponding to "0x78", T code blocks and S code blocks can be "0x87”, “0x99”, “0xAA”, “0xFF”, etc.; both idle code blocks and S code blocks belong to control code blocks, and the corresponding The control word can be "0x1E”; the control word corresponding to the maintenance management information code block can be "0x4B".
  • the value of the synchronization header code block is "01" it means that the code block is a data code block, referred to as a D code block.
  • FIG. 6 is a schematic diagram of the synchronization header bit compression process of a 66-bit code block provided by an embodiment. As shown in Figure 6, for example, the synchronization header bit is compressed from “10" to “1” and from "01" is "0". In the application, the synchronization header bits can also be compressed from “10" to "0” and from "01" to "1".
  • the service code blocks in the service code block stream are transcoded, and the 66-bit service code blocks are transcoded into 257-bit target service code blocks.
  • the Institute of Electrical and Electronics Engineers (IEEE) 802.3 transcoding standard can be used to convert four 66-bit code blocks into one 257-bit code block.
  • Figures 7a-7b show transcoding modes in which four different types of 66-bit code blocks are converted into one 257-bit code block.
  • Figure 7a is a first schematic diagram of the transcoding process of service code blocks provided by an embodiment.
  • Figure 7a shows the first type of transcoding mode.
  • Transcoding mode 1 includes transcoding of four 66-bit data code blocks. is a 257-bit code block;
  • Figure 7b is a second schematic diagram of the transcoding process of the service code block provided by an embodiment.
  • Figure 7b shows the second type of transcoding mode.
  • Transcoding mode 2 includes a 66-bit The control code block and three 66-bit data code blocks are transcoded into a 257-bit code block;
  • Figure 7c is a third schematic diagram of the transcoding process of the service code block provided by an embodiment.
  • Figure 7c shows the third Type of transcoding mode
  • transcoding mode 3 includes three 66-bit data code blocks and one 66-bit control code block transcoded into a 257-bit code block;
  • Figure 7d shows the service code block provided by an embodiment
  • the fourth schematic diagram of the transcoding process Figure 7d shows the fourth type of transcoding mode.
  • Transcoding mode 4 includes four 66-bit control code blocks transcoded into one 257-bit code block.
  • a 257-bit code block obtained after transcoding in the above four different transcoding modes only has a 1-bit synchronization header. Each time the transcoding occurs, the 8 synchronization header bits in the 4 code blocks are turned into a synchronization header. bits, saving 7 bits of synchronization header, thereby saving bandwidth. Transcoding a 66-bit code block into a 257-bit code block is a standard content of IEEE 802.3 and will not be explained again.
  • the basic unit may be called a basic unit frame, a basic frame, a cell, a code group, etc. There is no restriction on the format of the basic unit here.
  • the format of the basic unit is determined, and sub-slots are divided into the basic unit. All sub-slots can be divided into one basic unit, or multiple basic units can be composed into a multiframe, and all sub-time slots can be divided into multiple basic units in a multiframe.
  • the synchronization header bits and the data part in the target service code block can be mapped and carried separately, and the synchronization header bits of multiple target service code blocks are carried together.
  • the synchronization header bits of all target service code blocks can be carried together, or all the synchronization header bits can be divided into multiple groups, and the synchronization header bits of each group can be carried together.
  • check bits can be set in the basic unit to check and correct the synchronization header bits in the target service code block; part of the overhead bits and part of the synchronization header bits in the target service code block can also be combined Together, part of the overhead bits and part of the synchronization header bits are checked and corrected.
  • the basic unit transmits through the time slot bearer of Flexible Ethernet.
  • the basic unit can be transmitted through the 5G time slot of Flexible Ethernet.
  • the time slot of Flexible Ethernet can be a 66-bit code block.
  • high-quality, high-efficiency, and high-reliability transmission can be achieved by mapping the target service code blocks to sub-slots in the basic unit.
  • FIG. 8 is a schematic diagram of the process of carrying customer services by a basic unit according to an embodiment.
  • the customer service first performs 64/66 encoding to form a 66-bit code block stream; then the 66-bit code block can be compressed or transcoded, for example, the 66-bit code block is compressed into a 65-bit code block. code block, or transcode four 66-bit code blocks into one 257-bit code block; finally, the code block can be mapped to the basic unit On the sub-slot, the transmission is carried on the flexible Ethernet time slot.
  • the basic unit is a set of multiple code blocks with a fixed structure.
  • the structure of the fixed-structure code block includes a start code block, one or more data code blocks, and an end code block; the start code block is used to indicate the start of the basic unit; the data code block is used to Carrying customer services; the end code block is used to indicate the end of the basic unit.
  • the basic unit is transmitted through the FlexE 5G time slot. Since the FlexE time slot is a 66-bit code block, the basic unit can also be composed of 66-bit code blocks to be suitable for transmission in the FlexE technology interface.
  • FIG 9 is a schematic diagram of a basic unit carried through FlexE time slots provided by an embodiment.
  • the basic unit is composed of multiple code blocks with a length of 66 bits.
  • the composition structure can be: S code blocks + n D code blocks +T code block, n is a natural positive integer, which is a fixed value.
  • the S code block is the start block, indicating the beginning of the basic unit; the D code block is the data block, used to carry customer services; the T code block is the end block, indicating the end of the basic unit.
  • a basic unit is a collection of multiple code blocks with a fixed structure, usually of fixed length.
  • FIG 10 is a schematic structural diagram of a code block in a basic unit provided by an embodiment.
  • the expanded structure of the basic unit defined by S code blocks + n D code blocks + T code blocks is shown in Figure 10.
  • Each line in the figure represents a code block, and the length of each code block is 66 bits.
  • the first line It is an S code block, the middle is a D code block, and the last is a T code block (T7 type code block).
  • the first byte in the S code block and T code block is the code block control word, which are "0x78" and "0xFF" respectively.
  • the next few byte positions in the S code block and T code block can also carry customer services.
  • the code block of the fixed structure further includes the following parts: an overhead part; a synchronization header part; a synchronization header verification part; the overhead part is located in the middle and front position of the basic unit, and the overhead part indicates Characteristic content of the basic unit.
  • each code block includes a synchronization header part, which may be a 2-bit synchronization header.
  • Each code block also includes a synchronization header check part.
  • the synchronization header check part can be k-bit check bits.
  • the synchronization header check part can correct the erroneous information bits sent.
  • overhead information that is, the overhead part
  • the overhead information is generally set up in the basic unit.
  • the overhead information is at the front of the basic unit, and the customer service is at the back of the basic unit.
  • Overhead information is used to indicate the characteristic content of the basic unit, such as version number, serial number, management channel information value, negotiation information value, check value, etc.
  • FIG. 11 is a schematic diagram of the location of the overhead part in the basic unit provided by an embodiment.
  • the overhead byte OH can be located at the back of the S code block, that is, overhead position one, or it can be located at the first D code block, that is, overhead position two, or it can be located at the first T code block. , that is, overhead position three.
  • the cell overhead part consists of 5 or 7 bytes, and the number of overhead bytes can also be 3, 4, 5, 6, 7 etc. various lengths.
  • the overhead part may include but is not limited to the following information: multiframe indication information, overhead channel indication information, timeslot increase adjustment notification information, timeslot validation indication, timeslot adjustment request information, timeslot adjustment response information, general delivery channel information,
  • the client number information, sub-slot number information, and check information on the time slot such as Cyclic Redundancy Check (CRC), are used as check information.
  • CRC Cyclic Redundancy Check
  • the corresponding sub-slot is a fixed-length bit bearing space.
  • the sub-time slot is obtained by dividing the payload area in the data code block of the basic unit. One sub-time slot is located in some bit positions of multiple data code blocks. The sub-time slot The length is a multiple of the preset value.
  • sub-slots are divided into sub-slots in the payload area of the basic unit.
  • the sub-slots are fixed-length bit bearing spaces used to carry code block information content of customer services.
  • the size of a sub-slot can be any value among 8, 65, 66, 257, or an integer multiple of these values.
  • Figure 12 is a schematic diagram of dividing sub-time slots in a basic unit according to an embodiment.
  • the size of a sub-slot can be 8 bits, 65 bits, 66 bits, 257 bits, etc., or an integer multiple of these length bits.
  • L is used to represent the sub-slot bit length. Only 64 bits (8 bytes) in a D code block can carry customer service information content. When the size of a sub-slot is multiple bits or is not an integer multiple of 64, a sub-slot can be located in multiple D codes. block.
  • FIG. 13 is a schematic structural diagram of a basic unit provided by an embodiment.
  • the basic unit consists of S code blocks + several D code blocks + T code blocks.
  • the basic unit includes an overhead area and multiple sub-slots.
  • the overhead area and payload area are located in several D code blocks.
  • L can also be equal to 8, 65, 66, 257, or multiples of these lengths, such as 2*8, 3*8, 4*8, owing, 2*65, 3*65, 4*65, Vietnamese, or 2*66, 3*66, 4*66..., or 2*257, 3*257, 4*257, etc.
  • the payload area of the basic unit can be divided into multiple sub-time slots, each sub-time slot can carry one customer service, and the customer service can also be carried on multiple sub-time slots.
  • one or more of the following code blocks are inserted between the basic units: at least one idle code block; at least one maintenance information management code block; the maintenance information management code block is used to monitor the service quality of the communication channel.
  • the communication channel is the channel carrying the basic unit.
  • At least one idle code block can be inserted between the basic units; in one embodiment, at least one maintenance information management code block can be inserted between the basic units; in one embodiment, at least one idle code block can be inserted between the basic units. At least one idle code block and at least one maintenance information management code block are inserted between them.
  • FIG 14 is another structural schematic diagram of a basic unit provided by an embodiment.
  • the information code block is Operation Administration and Management (Operation Administration and Maintenance (OAM) information code block.
  • OAM Operation Administration and Maintenance
  • the OAM information code block carries maintenance management information and is used to monitor the service quality status of the basic unit pipeline. Due to the clock frequency difference between all devices on the network, the basic unit needs to adjust the rate when transmitting on the network. When the basic unit passes through each device on the network, each device needs to adjust the received basic unit stream to its own station. The sending clock frequency of the device is then sent out according to the sending clock frequency of the device.
  • idle code blocks namely IDLE code blocks, referred to as I code blocks
  • I code blocks IDLE code blocks
  • the idle code block does not carry any useful information and is inserted when sending and deleted when receiving. It does not affect the normal transmission of the basic unit.
  • the number of idle blocks in the basic unit stream By changing the number of idle blocks in the basic unit stream, the actual speed of the basic unit stream can be changed.
  • the basic unit flow speed is less than the sending speed of the physical port, an appropriate amount of idle blocks will be inserted into the basic unit flow (between the two basic units before and after).
  • the actual speed of the basic unit flow will increase (the basic unit's The number has not changed); when the basic unit flow speed is greater than the sending speed of the physical port, an appropriate amount of idle blocks in the basic unit flow will be deleted. After deleting some of the idle blocks, the actual speed of the basic unit flow can be reduced. Since the addition or deletion operation is only for idle code blocks, it does not change the number of basic units and the overall content of the cell, and the content carried by the basic unit is not affected.
  • the division method of the sub-time slots includes one or more of the following: dividing all sub-time slots in a basic unit; dividing all sub-time slots in a multi-frame; wherein the multi-frame is composed of Composed of multiple basic units.
  • multiple sub-slots can be divided into one basic unit.
  • a multiframe structure composed of multiple basic units may be divided into sub-slots.
  • FIG. 15 is a schematic structural diagram of a multiframe composed of multiple basic units provided by an embodiment. As shown in Figure 15, each basic unit can be divided into 30 sub-time slots, and every 16 basic units form a multiframe. There are a total of 480 sub-slots in the frame. Each sub-time slot can carry 4 code blocks. The client code block is compressed and transcoded into a 65-length code block. There are 30 sub-time slots in each basic unit. Each sub-time slot carries 4 client code blocks.
  • Each basic unit can also be divided into 60 sub-time slots, and every 8 basic units form a multiframe.
  • Each sub-slot can carry 2 code blocks.
  • the client code block is compressed and transcoded into a 65-length code block.
  • Each basic unit can also be divided into 120 sub-time slots. Every 4 basic units form a multiframe.
  • Each sub-time slot can carry 1 or 2 code blocks.
  • mapping the target service code block to be carried on a sub-slot in the basic unit includes: mapping the target service code block to be carried on a sub-slot in the basic unit, or mapping the target service code block to be carried on a sub-slot in the basic unit.
  • the service code block is mapped to multiple sub-slots in the basic unit and carried.
  • the basic unit can be divided into many sub-time slots, and customer services can be carried on some of the sub-time slots. Multiple customer services can be carried in one basic unit, or multiple basic units can be grouped together to form a basic unit.
  • each basic unit is divided into some sub-time slots, and all sub-time slots are divided into all basic units in the basic unit group to carry customer services.
  • the customer services are carried on the sub-time slots of multiple basic units.
  • the number of sub-time slots to be carried is selected according to the bandwidth size of the customer service.
  • the bandwidth of the customer service matches the number of sub-time slots to meet the bandwidth requirements of the customer service.
  • mapping the target service code block to the sub-slot in the basic unit includes: separating the synchronization header bits and data in the target service code block; mapping the synchronization header bit to the basic unit. The synchronization header position in the unit is carried; the data is mapped to the sub-slot in the basic unit and carried.
  • the basic unit payload area is mainly located in the D code block.
  • the customer code block that is, the compressed or transcoded customer code block is Code blocks with a length of 65 bits, code blocks with a length of 66 bits, and code blocks with a length of 257 bits.
  • the relationship between the 64-bit length of the payload area in the D code block and the length of the code block being carried is not an integer multiple. In this case, according to the The positions of the sub-slots that carry the length division of the customer code block are not very regular, as shown in the sub-slot division results in Figure 11. In order to facilitate the division of sub-slots, the synchronization header part and the data byte part of the target service code block can be carried separately.
  • Figure 16a is a first schematic diagram of the separation process of the synchronization header part and the data byte part in the target service code block provided by an embodiment.
  • Figure 16a shows the process of separating the synchronization header part and the data byte part in the 65-bit code block.
  • the 1-bit synchronization header bit and the 64-bit data part in the 65-bit code block are separated. Therefore, all synchronization header bits are collected and transmitted individually, and all data bits are individually transmitted.
  • Figure 16b is a second schematic diagram of the separation process of the synchronization header part and the data byte part in the target service code block provided by an embodiment.
  • Figure 16b shows the process of separation of the synchronization header part and the data byte part in the 66-bit code block.
  • each code block has 2 synchronization header bits, and the 2-bit synchronization headers of all code blocks are separated and concentrated for carrying.
  • Figure 16c is a third schematic diagram of the separation process of the synchronization header part and the data byte part in the target service code block provided by an embodiment.
  • Figure 16c shows the process of separation of the synchronization header part and the data byte part in the 257-bit code block.
  • each code block has 1 synchronization header bit, and the 1-bit synchronization header of all code blocks is separated and concentrated for carrying.
  • a D code block can exactly store the data bit part of a client code block, and each D code block carries the data part of a client code block.
  • the synchronization header area and the sub-slot area are divided into the basic unit, and the sub-time slot area is divided into The slot only stores the data part of the code block.
  • the sub-slot size can be 64 bits, or a multiple of 64 bits. In this way, a sub-slot is exactly carried by one or more D code blocks.
  • Each sub-slot has The positions are exactly the same and arranged regularly to facilitate customer services to be mapped or Demapping simplifies processing complexity.
  • a basic unit includes a preset number of sub-slots, and each sub-slot carries the data part of the target service code block.
  • the preset number can be any even number.
  • the preset number may be 480, that is, one basic unit may be divided into 480 sub-slots.
  • mapping the synchronization header bits to the synchronization header position bearer in the basic unit includes: mapping the synchronization header bits together to the synchronization header position bearer in the basic unit; or mapping the synchronization header bits into groups and then respectively mapping them to the synchronization header position bearer in the basic unit.
  • the synchronization header position in the base unit is carried.
  • all the synchronization header bits can be gathered together and mapped to the synchronization header position in the basic unit for carrying.
  • the sub-slots in the basic unit correspond to storing the data part of the target service code block.
  • the basic unit needs to be carried when carrying
  • the encapsulation and transmission of the basic unit frame can be completed only when the synchronization header bits of all sub-slots are collected.
  • FIG. 17 is a schematic diagram of a time slot arrangement position when synchronization header bits are carried in a concentrated manner according to an embodiment.
  • the overhead byte OH is located in the T code block
  • the synchronization header bit occupies several D code blocks
  • each time slot occupies several D code blocks
  • the position of each time slot in different D code blocks is In the same way, it is convenient to map and extract target business code blocks.
  • FIG. 18 is a schematic diagram of another time slot arrangement position when synchronization header bits are carried intensively according to an embodiment.
  • the overhead bytes are located in D code blocks, the synchronization header bits also occupy several D code blocks, and each time slot occupies several D code blocks. The position of each time slot is similar and the same, which facilitates the target service code block. Perform mapping and extraction.
  • each target service code block carried is divided into a 1-bit synchronization header part and a 64-bit data part.
  • a basic unit is divided into 480 sub-time slots.
  • Each sub-time slot is 64 bits in size.
  • Each sub-time slot is carried in a fixed D code block and carries the data part of a target service code block. The position rules of all sub-time slots are the same.
  • the data part of a target service code block is carried on a sub-slot.
  • the data part is 256 bits, which is four times the length of 64 bits, corresponding to 4 D code blocks. Bearing space bit size, sub-slots can be carried using 4 D code blocks.
  • Figure 19 is a schematic diagram of a process for centralized carrying of synchronization header bits according to an embodiment.
  • the synchronization header bits can be placed before the sub-slot. In applications, the synchronization header bits can also be placed after the sub-slot.
  • all the synchronization header bits can be grouped, and then each group of synchronization header bits can be mapped to the corresponding synchronization header position in the basic unit for carrying.
  • grouping synchronization header bits includes: setting all synchronization header bits in a preset number of sub-slots as a synchronization header group.
  • the preset number can include any one of 8, 16, 32, and 64.
  • all synchronization header bits in every 8 sub-slots can be set as one group; in one embodiment, all synchronization header bits in every 16 sub-slots can be set as one group; in one In an embodiment, all synchronization header bits in every 32 sub-slots may be set as one group; in one embodiment, all synchronization header bits in every 64 sub-slots may be set as a group.
  • any sub-time slot can be grouped into a group, and the synchronization header bits of the code blocks in a group of sub-time slots are collectively transmitted.
  • the number of preset sync header bits included in the one sync header group is a multiple of the first preset number.
  • the preset synchronization header bits can be understood as synchronization header bits included in a synchronization header group.
  • the first preset number is 8.
  • the preset number of synchronization header bits is one or more of the following: 8; 64; 128; 256.
  • a synchronization header group may include 8-bit synchronization header bits, 64-bit synchronization header bits, 128-bit synchronization header bits, 256-bit synchronization header bits, etc.
  • the synchronization header bits can be divided into many synchronization header groups.
  • the number of synchronization header bits in each synchronization header group can be 64 bits.
  • the synchronization header bits in each synchronization header group can be placed in a D code block. Medium load.
  • the synchronization header group can be placed before the corresponding sub-time slot or after the corresponding sub-time slot, corresponding to the data content of the previous or subsequent sub-time slot code block.
  • the 64-bit synchronization header bits of 64 code blocks corresponding to every 64 sub-time slots can be set as a synchronization header group; the 64-bit synchronization header bits in every 32 sub-time slots can be set as a synchronization header Group; the 64 synchronization header bits in every 16 sub-time slots can be set as a synchronization header group; the 64 synchronization header bits in every 8 sub-time slots can also be set as a synchronization header group.
  • FIG. 20 is a schematic diagram of a process in which synchronization header bits are divided into multiple synchronization header groups and carried according to an embodiment.
  • the synchronization header group is located before the corresponding multiple sub-slot groups. If one sub-slot only carries one target service code block, and each target service code block has only one synchronization header bit, for example, a 65-bit target service code block and a 257-bit target service code block have only one synchronization header bit, then The 64-bit synchronization header bits of the 64 code blocks corresponding to each 64 sub-time slots are set as a group; if one sub-time slot only carries 1 target service code block, and each target service code block has 2 synchronization header bits, For example, a 66-bit code block has a two-bit synchronization header, or a sub-slot carries 2 target service code blocks, and each target service code block has 1 synchronization header bit.
  • the 64 synchronization header bits in every 32 sub-slots are set as a synchronization header group. If a sub-slot only carries 2 target service code blocks, and each target service code block has 2 synchronization header bits, for example, a 66-bit code block has a 2-bit synchronization header, or the sub-slot carries 4 target service codes block, and each target service code block has 1 synchronization header bit, then the 64 synchronization header bits in every 16 sub-slots are set as a synchronization header group; if one sub-slot only carries 4 target service code blocks , each target service code block has 2 synchronization header bits (for example, a 66-bit code block has two synchronization headers), or the sub-slot carries 8 target service code blocks, and each target service code block has 1 synchronization bit header bits, then the 64-bit synchronization header bits in every 8 sub-slots are set as a synchronization header group.
  • target service code blocks carried on sub-slots corresponding to other synchronization header groups can be mapped or encapsulated at the same time.
  • each synchronization header group corresponds to 16 sub-time slots
  • the basic unit only needs to receive the target number of service code blocks in 16 sub-time slots to complete these goals.
  • the basic unit can receive, map, and send at the same time. It does not need to wait until all 480 sub-slot target service code blocks have been collected before mapping and sending, which can reduce the number of target service codes during mapping.
  • the waiting delay of the block can also reduce the complexity of the processing circuit.
  • parity bits are set in the basic unit.
  • the 2-bit synchronization header bit can only take two states: "10” or "01”, which can achieve single-bit error detection.
  • the two-bit synchronization header bits become "00" or "11", so that the receiving end can detect the error in the synchronization header bits.
  • the error code blocks are processed.
  • the synchronization header bit in the code block only has a 1-bit value, and it is impossible to determine whether there is an error in the synchronization header bit during the transmission process.
  • the receiving end cannot know when an error occurs in the synchronization header bits, and will process it according to the synchronization header content after the error, causing the code block to become another type of code block, such as treating the data code block as a control code block, or treating the control code block as a data code block to extract customer business processing and recover the erroneous customer business.
  • a check bit can be added in addition to the synchronization header bit content.
  • the check bit can detect and correct the synchronization header bit content.
  • an error occurs in the synchronization header bit, it can be calculated which bit in the synchronization header bit is Bit errors occur, and the error content is corrected.
  • k-bit check bits are added, and the erroneous bits in the information bits can be detected under the condition that m+k+1 ⁇ 2 k . This in turn corrects the transmitted erroneous information bits.
  • the check bits set in the basic unit may include first check bits and second check bits.
  • the first parity bits and the second parity bits may include different numbers of parity bits.
  • the check bits include first check bits, and the first check bits indicate that a preset check algorithm is used to check and correct the synchronization header bits in the target service code block.
  • the preset verification algorithm includes one or more of the following: BCH code; RS code; Hamming code.
  • a first check bit can be set in the synchronization header bits, and the synchronization header bits in the target service code block can be checked and error corrected through the first check bit.
  • the first check bit can use BCH code, RS code, Hamming code and other algorithms for verification and error correction.
  • the length of the synchronization header bits is less than 502 bits, it is only necessary to add a first check bit of length 9 bits to implement verification and error correction of the synchronization header bits.
  • a first check bit of length 9 bits is added to implement verification and error correction of the synchronization header bits.
  • the synchronization headers of the 480 code blocks have a total of 480 synchronization header bits.
  • 480 synchronization header bits plus 9 first check bits are combined and transmitted.
  • the 9 first check bits can be used to implement the checksum error correction of the 480 synchronization header bits.
  • FIG. 21 is a first structural schematic diagram of a basic unit including check bits provided by an embodiment. As shown in Figure 21, a check value is added after the synchronization header bit. When a single-bit error occurs in the synchronization header bit, the check value can be used to determine which position of the synchronization header bit has an error, and then correct the erroneous synchronization header bit.
  • FIG. 22 is a second structural schematic diagram of a basic unit including check bits provided by an embodiment. As shown in Figure 22, a check value is added after the synchronization header bits in each synchronization header group.
  • the first check bits include different number of check bits, and the different number of check bits correspond to different error correction capabilities; the number of check bits included in the first check bits is the same as The sum of the number of checked synchronization header bits corresponding to the first check bit is a multiple of the second preset number.
  • the second preset number can be any integer value, and is not limited here.
  • the second preset number is 8.
  • multiples of the second preset number include one or more of the following: 8; 32; 64; 128.
  • the second preset number can be 8, then the sum of the number of check bits included in the first check bit and the number of checked synchronization header bits corresponding to the first check bit is 8. Multiples can include 8, 32, 64, 128, etc.
  • the number of check bits of the first check bit includes one or more of the following:
  • the sum of the corresponding number of first check bits and the number of fourth check synchronization header bits corresponding to the first check bit is 128.
  • the fourth checked synchronization header bits The number is 113; 22 check bits, corresponding to 3 bits of error correction capability, the sum of the corresponding number of first check bits and the number of fifth check synchronization header bits corresponding to the first check bit is 128.
  • the number of bits of the fifth synchronization header to be verified is 106.
  • using different check bits can correspond to different error correction capabilities.
  • One bit of error correction capability can be understood as the ability to correct one erroneous bit, and 2 bits of error correction capability can be understood as the ability to correct 2 erroneous bits. The ability to make error corrections.
  • the sum of the number of first check bits and the number of checked synchronization header bits corresponding to the first check bit is equal to 64, 57 synchronization header bits and 7 check bits can be used, The corresponding error correction capability is 1 bit.
  • the sum of the number of first check bits and the number of checked synchronization header bits corresponding to the first check bit is equal to 64
  • 51 synchronization header bits and 13 check bits may also be used.
  • the corresponding error correction capability is 2 bits.
  • the sum of the number of first check bits and the number of checked synchronization header bits corresponding to the first check bit is equal to 128, 120 synchronization header bits and 8 check bits can be used, The corresponding error correction capability is 1 bit.
  • 113 synchronization header bits and 15 check bits may also be used. , corresponding to 2 bits of error correction capability.
  • 106 synchronization header bits and 22 check bits may also be used. , corresponding to 3 bits of error correction capability.
  • the total number of synchronization header bits and check bits is 64 bits, they can be carried in one D code block.
  • the total number of synchronization header bits and check bits is 128 bits, they can be stored in 2 D code blocks.
  • a second check bit can be set in the synchronization header bits, and the second check bit can perform verification and error correction on the overhead bits and synchronization header bits in the target service code block.
  • the basic unit includes a second check bit, and the second check bit indicates checking and error correction of the combined bits in the target service code block, and the combined bit is composed of the
  • the target service code block is composed of a first preset number of overhead bits and a second preset number of synchronization header bits, and the first preset number and the second preset number are different number of bits.
  • the first preset number of digits can be any number of digits
  • the second preset number of digits can be any number of digits different from the first preset number of digits.
  • the second check bit can effectively protect the erroneous bits in the synchronization header bits.
  • the overhead part information that is, the overhead bits
  • the synchronization header information that is, the synchronization header bits
  • the second check bits include 7 check bits.
  • the first preset number of overhead bits is 33 overhead bits, and the second preset number of overhead bits is 24.
  • Bit synchronization header bit is 24.
  • the target service code block when the target service code block includes 33 overhead bits and 24 synchronization header bits, 7 check bits can be added to perform checksum error correction on 57 bits.
  • each bit header group there are 57 synchronization header bits in each bit header group, and 7 check bits are added for verification.
  • each time slot has only 1 code block
  • each code block has only 1 synchronization header bit
  • First group lieutenant general
  • the 33 overhead bits and the 24 synchronization header bits are combined into 57 bits, and the 33 overhead bits and the 24 synchronization header bits are checked and corrected using 7 check bits. From the second group to the ninth group, the 57-bit synchronization header uses 7 parity bits for verification and error correction.
  • Figure 23 is a schematic structural diagram of a bearing device according to an embodiment. As shown in Figure 23, the bearing device can be configured in communication equipment and includes:
  • the encoding module 110 is configured to encode customer services to form a service code block stream; the processing module 120 is configured to process the service code block stream to obtain a target service code block; the bearer module 130 is configured to encode the target service code block
  • the code block is mapped to a sub-slot in a basic unit, which is a set of multiple code blocks with a fixed structure, and the corresponding sub-slot is a fixed-length bit carrying space.
  • the bearer device of this embodiment maps customer services with a rate lower than 5G to sub-slots in the basic unit through the bearer module, thereby achieving high-quality, high-efficiency, and high-reliability transmission.
  • the processing includes one or more of the following:
  • the service code blocks included in the stream are synchronized header compressed; the service code blocks included in the service code block stream are transcoded.
  • the structure of the fixed-structure code block includes a start code block, one or more data code blocks, and an end code block; the start code block is used to indicate the start of the basic unit; the data code block is For carrying customer services; the end code block is used to indicate the end of the basic unit.
  • the code block of the fixed structure further includes the following parts: an overhead part; a synchronization header part; a synchronization header verification part; the overhead part is located in the middle and front position of the basic unit, and the overhead part indicates Characteristic content of the basic unit.
  • the sub-time slot is obtained by dividing the payload area in the data code block of the basic unit.
  • One sub-time slot is located in some bit positions of multiple data code blocks.
  • the sub-time slot The length of the gap is a multiple of the preset value.
  • the sub-slot division method includes one or more of the following:
  • All sub-slots are divided into one basic unit; all sub-time slots are divided into one multiframe; wherein the multiframe is composed of multiple basic units.
  • mapping the target service code block to be carried on a sub-slot in a basic unit includes:
  • mapping the target service code block to the sub-slot in the basic unit includes:
  • a basic unit includes a preset number of sub-slots, and each sub-slot carries the data part of the target service code block.
  • mapping the synchronization header bits to the synchronization header position bearer in the basic unit includes:
  • the synchronization header bits are mapped together to the synchronization header position bearer in the basic unit; or the synchronization header bits are grouped and mapped to the synchronization header position bearer in the basic unit respectively.
  • grouping synchronization header bits includes: setting all synchronization header bits in a preset number of sub-slots as a synchronization header group.
  • the number of preset sync header bits included in the one sync header group is a multiple of the first preset number.
  • the first preset number is 8.
  • the preset number of synchronization header bits is one or more of the following: 8; 64; 128; 256.
  • a check bit module is further included, configured to set check bits in the basic unit.
  • the check bits include first check bits, which indicate using a preset check algorithm to check and correct synchronization header bits in the target service code block.
  • the preset verification algorithm includes one or more of the following: BCH code; RS code; Hamming code.
  • the first check bits include different number of check bits, and the different number of check bits correspond to different error correction capabilities; the first check bits include the number of check bits.
  • the sum of the number of checked synchronization header bits corresponding to the first check bit is a multiple of the second preset number.
  • the second preset number is 8.
  • multiples of the second preset number include one or more of the following: 8; 32; 64; 128.
  • the number of check bits of the first check bit includes one or more of the following:
  • the basic unit includes a second check bit, and the second check bit indicates that the combined bits in the target service code block are checked and corrected, and the combined bits are composed of the
  • the target service code block is composed of a first preset number of overhead bits and a second preset number of synchronization header bits, and the first preset number and the second preset number are different number of bits.
  • the second check bits include 7 check bits.
  • the first preset number of overhead bits is 33 overhead bits
  • the second preset number of overhead bits is 24 synchronization header bits.
  • the basic unit transmits through a time slot bearer of Flexible Ethernet.
  • an insertion module is further included, configured to insert one or more of the following code blocks between the basic units:
  • At least one idle code block; at least one maintenance information management code block; the maintenance information management code block is used to monitor the service quality status of the communication channel, and the communication channel is a channel carrying basic units.
  • the bearing device proposed in this embodiment has the same concept as the bearing method proposed in the above embodiment.
  • Technical details not described in detail in this embodiment can be referred to any of the above embodiments, and this embodiment has the same effect as performing the bearing method.
  • FIG. 24 is a schematic diagram of the hardware structure of a terminal device provided by an embodiment.
  • the terminal device provided by the present application includes a memory 520, a processor 510 and A computer program is stored in the memory and can be run on the processor. When the processor 510 executes the program, the above-mentioned carrying method is implemented.
  • the terminal device may also include a memory 520; the processor 510 in the terminal device may be one or more, one processor 510 is taken as an example in Figure 24; the memory 520 is used to store one or more programs; the one or more A program is executed by the one or more processors 510, so that the one or more processors 510 implement the bearer method as described in the embodiment of this application.
  • the terminal device also includes: a communication device 530, an input device 540, and an output device 550.
  • the processor 510, memory 520, communication device 530, input device 540 and output device 550 in the terminal device can be connected through a bus or other means.
  • connection through a bus is taken as an example.
  • the input device 540 may be used to receive input numeric or character information, and generate key signal input related to user settings and function control of the terminal device.
  • the output device 550 may include a display device such as a display screen.
  • Communication device 530 may include a receiver and a transmitter.
  • the communication device 530 is configured to perform information transceiver communication according to the control of the processor 510 .
  • the memory 520 can be configured to store software programs, computer-executable programs and modules, such as program instructions/modules corresponding to the carrying method described in the embodiments of the present application (for example, the encoding module 110 in the carrying device , processing module 120 and bearer module 130).
  • the memory 520 may include a stored program area and a stored data area, where the stored program area may store an operating system and an application program required for at least one function; the stored data area may store data created according to the use of the terminal device, etc.
  • memory 520 may include high-speed random access memory, and may also include non-volatile memory, such as at least one magnetic disk storage device, flash memory device, or other non-volatile solid-state storage device.
  • the memory 520 may include memory located remotely relative to the processor 510, and these remote memories may be connected to the terminal device through a network.
  • Examples of the above-mentioned networks include but are not limited to the Internet, intranets, local area networks, mobile communication networks and combinations thereof.
  • Embodiments of the present application also provide a storage medium.
  • the storage medium stores a computer program.
  • the computer program is executed by a processor, any of the carrying methods described in the embodiments of the present application is implemented.
  • the carrying method includes: encoding customer services to form a service code block stream; processing the service code block stream to obtain a target service code block; mapping the target service code block to a sub-time slot in a basic unit Bearing, the basic unit is a set of multiple code blocks with a fixed structure, and the corresponding sub-slot is a bearer space of fixed length bits.
  • the computer storage medium in the embodiment of the present application may be any combination of one or more computer-readable media.
  • the computer-readable medium may be a computer-readable signal medium or a computer-readable storage medium.
  • the computer-readable storage medium may be, for example, but is not limited to: an electronic, magnetic, optical, electromagnetic, infrared, or semiconductor system, device or device, or any combination thereof. Examples (a non-exhaustive list) of computer-readable storage media include: an electrical connection having one or more conductors, a portable computer disk, a hard drive, Random Access Memory (RAM), Read Only Memory (ROM), Erasable Programmable Read Only Memory (EPROM), flash memory, optical fiber, portable CD-ROM, optical storage devices, Magnetic storage device, or any suitable combination of the above.
  • a computer-readable storage medium may be any tangible medium that contains or stores a program for use by or in connection with an instruction execution system, apparatus, or device.
  • a computer-readable signal medium may include a data signal propagated in baseband or as part of a carrier wave carrying computer-readable program code therein. Such propagated data signals may take many forms, including but not limited to: electromagnetic signals, optical signals, or any suitable combination of the above.
  • a computer-readable signal medium may also be any computer-readable medium other than a computer-readable storage medium that can send, propagate, or transmit a program for use by or in connection with an instruction execution system, apparatus, or device .
  • Program code embodied on a computer-readable medium may be transmitted using any appropriate medium, including but not limited to: wireless, wire, optical cable, radio frequency (Radio Frequency, RF), etc., or any suitable combination of the above.
  • any appropriate medium including but not limited to: wireless, wire, optical cable, radio frequency (Radio Frequency, RF), etc., or any suitable combination of the above.
  • Computer program code for performing operations of the present application may be written in one or more programming languages, including object-oriented programming languages such as Java, Smalltalk, C++, and conventional A procedural programming language, such as the "C" language or similar programming language.
  • the program code may execute entirely on the user's computer, partly on the user's computer, as a stand-alone software package, partly on the user's computer and partly on a remote computer or entirely on the remote computer or server.
  • the remote computer can be connected to the user's computer through any kind of network, including a local area network (LAN) or a wide area network (WAN), or it can be connected to an external computer (such as an Internet service provider through the Internet). connect).
  • LAN local area network
  • WAN wide area network
  • Internet service provider such as an Internet service provider through the Internet. connect
  • user terminal covers any suitable type of wireless user equipment, such as a mobile phone, a portable data processing device, a portable web browser or a vehicle-mounted mobile station.
  • the various embodiments of the present application may be implemented in hardware or special purpose circuitry, software, logic, or any combination thereof.
  • some aspects may be implemented in hardware, while other aspects may be implemented in firmware or software that may be executed by a controller, microprocessor, or other computing device, although the application is not limited thereto.
  • Embodiments of the present application may be implemented by a data processor of the mobile device executing computer program instructions, for example in a processor entity, or by hardware, or by a combination of software and hardware.
  • Computer program instructions may be assembly instructions, Instruction Set Architecture (ISA) instructions, machine instructions, machine-related instructions, microcode, firmware instructions, state setting data, or in the form of a Source or object code written in any combination of one or more programming languages.
  • ISA Instruction Set Architecture
  • Any block diagram of a logic flow in the figures of this application may represent program operations, or may represent interconnected logic circuits, modules, and functions, or may represent a combination of program operations and logic circuits, modules, and functions.
  • Computer programs can be stored on memory.
  • the memory may be of any type suitable for the local technical environment and may be implemented using any suitable data storage technology, such as but not limited to Read-Only Memory (ROM), Random Access Memory (RAM), optical Memory devices and systems (Digital Video Disc (DVD) or Compact Disk (CD)), etc.
  • Computer-readable media may include non-transitory storage media.
  • the data processor may be any device suitable for the local technical environment Types, such as but not limited to general-purpose computers, special-purpose computers, microprocessors, digital signal processors (Digital Signal Processing, DSP), application specific integrated circuits (Application Specific Integrated Circuit, ASIC), programmable logic devices (Field-Programmable Gate Array) , FPGA) and processors based on multi-core processor architecture.
  • DSP Digital Signal Processing
  • ASIC Application Specific Integrated Circuit
  • FPGA Field-Programmable Gate Array
  • processors based on multi-core processor architecture.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
  • Time-Division Multiplex Systems (AREA)

Abstract

La présente demande concerne un procédé de support, un dispositif de communication et un support de stockage. Le procédé comprend : le codage d'un service de consommateur pour former un flux de blocs de code de service ; le traitement du flux de blocs de code de service pour obtenir un bloc de code de service cible ; et le mappage du bloc de code de service cible à un sous-créneau dans une unité de base aux fins de support, l'unité de base étant un ensemble d'une pluralité de blocs de code ayant une structure fixe et le sous-créneau étant un espace de support pour un bit de longueur fixe.
PCT/CN2023/077540 2022-06-28 2023-02-22 Procédé de support, équipement de communication et support de stockage WO2024001230A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN202210750540.6 2022-06-28
CN202210750540.6A CN117354873A (zh) 2022-06-28 2022-06-28 一种承载方法、通信设备以及存储介质

Publications (1)

Publication Number Publication Date
WO2024001230A1 true WO2024001230A1 (fr) 2024-01-04

Family

ID=89363733

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2023/077540 WO2024001230A1 (fr) 2022-06-28 2023-02-22 Procédé de support, équipement de communication et support de stockage

Country Status (2)

Country Link
CN (1) CN117354873A (fr)
WO (1) WO2024001230A1 (fr)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20160119076A1 (en) * 2014-10-24 2016-04-28 Ciena Corporation Channelized oduflex systems and methods
CN108632886A (zh) * 2017-03-21 2018-10-09 华为技术有限公司 一种业务处理方法及装置
WO2019174406A1 (fr) * 2018-03-12 2019-09-19 中兴通讯股份有限公司 Procédé et appareil de transmission de données, dispositif de réseau, et support de stockage
CN111092686A (zh) * 2019-11-28 2020-05-01 中兴通讯股份有限公司 一种数据传输方法、装置、终端设备和存储介质

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20160119076A1 (en) * 2014-10-24 2016-04-28 Ciena Corporation Channelized oduflex systems and methods
CN108632886A (zh) * 2017-03-21 2018-10-09 华为技术有限公司 一种业务处理方法及装置
WO2019174406A1 (fr) * 2018-03-12 2019-09-19 中兴通讯股份有限公司 Procédé et appareil de transmission de données, dispositif de réseau, et support de stockage
CN111092686A (zh) * 2019-11-28 2020-05-01 中兴通讯股份有限公司 一种数据传输方法、装置、终端设备和存储介质

Also Published As

Publication number Publication date
CN117354873A (zh) 2024-01-05

Similar Documents

Publication Publication Date Title
US20220416895A1 (en) Data transmission method and apparatus, terminal device and storage medium
US11252098B2 (en) Data transmission method, transmitter, and receiver
US7986622B2 (en) Method and system for physical layer aggregation
US11463104B2 (en) Bit block stream bit error detection method and device
US9590756B2 (en) Mapping a plurality of signals to generate a combined signal comprising a higher data rate than a data rate associated with the plurality of signals
WO2014106319A1 (fr) Procédé permettant de traiter des données dans l'ethernet, puce de couche physique et dispositif ethernet
WO2021103640A1 (fr) Procédé et appareil de transmission de données, dispositif terminal et support de stockage
CN102196321A (zh) 100ge数据在光传送网中的传送方法和数据发送装置
US20230164624A1 (en) Service data processing, exchange and extraction methods, devices, and computer-readable medium
WO2022001124A1 (fr) Procédé de transmission, procédé et appareil de détection, procédé d'acquisition, dispositif de réseau et système
WO2020253403A1 (fr) Procédé et appareil de surveillance de surdébit, et support de stockage lisible par ordinateur
WO2020253628A1 (fr) Procédé de traitement de données, dispositif de transmission optique et puce de traitement numérique
US20230224194A1 (en) Data encoding method, data decoding method, and communication apparatus
CN111385058A (zh) 一种数据传输的方法和装置
WO2024001230A1 (fr) Procédé de support, équipement de communication et support de stockage
CN110830152B (zh) 接收码块流的方法、发送码块流的方法和通信装置
WO2024032297A1 (fr) Procédé de traitement de service, dispositif réseau et support de stockage
WO2023143403A1 (fr) Procédé de support de données de service, structure de trame porteuse et dispositif de traitement de service
WO2023231429A1 (fr) Procédé de transmission de données, dispositif d'extrémité source, dispositif d'extrémité collecteur et support de stockage
US10044468B2 (en) Optical transceiver and data mapping method using thereof
CN110830153B (zh) 接收码块流的方法、发送码块流的方法和通信装置
EP4362361A1 (fr) Procédé de traitement de service et dispositif de traitement de service
WO2023124551A1 (fr) Procédé et appareil d'envoi de signal de paquet, support de stockage et appareil électronique
CN113381836B (zh) 一种线路编码方法及装置
US20230133314A1 (en) Interface, electronic device, and communication system

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 23829423

Country of ref document: EP

Kind code of ref document: A1