WO2023217255A1 - Procédé et dispositif de traitement de données, processeur et système informatique - Google Patents
Procédé et dispositif de traitement de données, processeur et système informatique Download PDFInfo
- Publication number
- WO2023217255A1 WO2023217255A1 PCT/CN2023/093749 CN2023093749W WO2023217255A1 WO 2023217255 A1 WO2023217255 A1 WO 2023217255A1 CN 2023093749 W CN2023093749 W CN 2023093749W WO 2023217255 A1 WO2023217255 A1 WO 2023217255A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- memory
- memory space
- address
- processor core
- processor
- Prior art date
Links
- 238000003672 processing method Methods 0.000 title claims abstract description 20
- 230000015654 memory Effects 0.000 claims abstract description 461
- 238000012545 processing Methods 0.000 claims abstract description 91
- 238000000034 method Methods 0.000 claims abstract description 34
- 230000001186 cumulative effect Effects 0.000 claims description 5
- 230000005055 memory storage Effects 0.000 claims description 5
- 238000013519 translation Methods 0.000 description 50
- 238000007726 management method Methods 0.000 description 18
- 238000010586 diagram Methods 0.000 description 10
- 238000005516 engineering process Methods 0.000 description 10
- 230000008569 process Effects 0.000 description 9
- 238000004590 computer program Methods 0.000 description 8
- 239000007787 solid Substances 0.000 description 7
- 238000012986 modification Methods 0.000 description 6
- 230000004048 modification Effects 0.000 description 6
- 230000006870 function Effects 0.000 description 5
- 230000005540 biological transmission Effects 0.000 description 3
- 230000007423 decrease Effects 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 238000006243 chemical reaction Methods 0.000 description 2
- 238000004891 communication Methods 0.000 description 2
- 238000013500 data storage Methods 0.000 description 2
- 230000008030 elimination Effects 0.000 description 2
- 238000003379 elimination reaction Methods 0.000 description 2
- 238000013508 migration Methods 0.000 description 2
- 230000005012 migration Effects 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 230000009467 reduction Effects 0.000 description 2
- 230000001360 synchronised effect Effects 0.000 description 2
- 238000012546 transfer Methods 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 239000000284 extract Substances 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 238000013507 mapping Methods 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
- G06F3/061—Improving I/O performance
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0638—Organizing or formatting or addressing of data
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
- G06F3/0671—In-line storage system
Abstract
La présente invention se rapporte au domaine des ordinateurs. L'invention divulgue un procédé et un dispositif de traitement de données, un processeur et un système informatique. Le procédé comprend les étapes suivantes : un premier cœur de processeur obtient une première demande d'accès mémoire, la première demande d'accès mémoire étant utilisée pour ordonner au premier cœur de processeur d'effectuer un traitement de données sur des données stockées dans un premier espace mémoire ; lorsque le premier espace mémoire est un espace mémoire d'une mémoire associée à une première zone d'attraction du premier cœur de processeur, le premier cœur de processeur détermine une adresse du premier espace mémoire et effectue un traitement de données de la première demande d'accès mémoire en fonction de l'adresse du premier espace mémoire. Par conséquent, des conflits d'accès générés lorsqu'une pluralité de cœurs de processeur réalisent un accès mémoire en parallèle sont évités, la durée globale d'accès mémoire est réduite et l'efficacité d'accès mémoire est améliorée.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202210514855.0 | 2022-05-12 | ||
CN202210514855.0A CN117093132A (zh) | 2022-05-12 | 2022-05-12 | 数据处理方法、装置、处理器及计算机系统 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2023217255A1 true WO2023217255A1 (fr) | 2023-11-16 |
Family
ID=88729756
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2023/093749 WO2023217255A1 (fr) | 2022-05-12 | 2023-05-12 | Procédé et dispositif de traitement de données, processeur et système informatique |
Country Status (2)
Country | Link |
---|---|
CN (1) | CN117093132A (fr) |
WO (1) | WO2023217255A1 (fr) |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105579977A (zh) * | 2014-09-01 | 2016-05-11 | 华为技术有限公司 | 访问文件的方法、装置及存储系统 |
US20200204356A1 (en) * | 2018-12-20 | 2020-06-25 | Ido Ouziel | Restricting usage of encryption keys by untrusted software |
-
2022
- 2022-05-12 CN CN202210514855.0A patent/CN117093132A/zh active Pending
-
2023
- 2023-05-12 WO PCT/CN2023/093749 patent/WO2023217255A1/fr unknown
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105579977A (zh) * | 2014-09-01 | 2016-05-11 | 华为技术有限公司 | 访问文件的方法、装置及存储系统 |
US20200204356A1 (en) * | 2018-12-20 | 2020-06-25 | Ido Ouziel | Restricting usage of encryption keys by untrusted software |
CN111353157A (zh) * | 2018-12-20 | 2020-06-30 | 英特尔公司 | 限制不受信任软件对加密密钥的使用 |
Also Published As
Publication number | Publication date |
---|---|
CN117093132A (zh) | 2023-11-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20200057729A1 (en) | Memory access method and computer system | |
US10552337B2 (en) | Memory management and device | |
CN109074317B (zh) | 转换后备缓冲器中的条目的租约的自适应延期 | |
US8370533B2 (en) | Executing flash storage access requests | |
KR101944876B1 (ko) | 파일 액세스 방법 및 장치 및 스토리지 디바이스 | |
JP2019067417A (ja) | 最終レベルキャッシュシステム及び対応する方法 | |
US20160085585A1 (en) | Memory System, Method for Processing Memory Access Request and Computer System | |
US11210020B2 (en) | Methods and systems for accessing a memory | |
US8037281B2 (en) | Miss-under-miss processing and cache flushing | |
CN105740164A (zh) | 支持缓存一致性的多核处理器、读写方法、装置及设备 | |
US10078588B2 (en) | Using leases for entries in a translation lookaside buffer | |
US9146879B1 (en) | Virtual memory management for real-time embedded devices | |
EP3553665B1 (fr) | Procédé, dispositif et système d'accès à une mémoire non volatile | |
WO2019062747A1 (fr) | Procédé d'accès à des données et système informatique | |
US10108553B2 (en) | Memory management method and device and memory controller | |
US10747679B1 (en) | Indexing a memory region | |
CN107870867B (zh) | 32位cpu访问大于4gb内存空间的方法与装置 | |
WO2024078342A1 (fr) | Procédé et appareil de permutation de mémoire, ainsi que dispositif informatique et support de stockage | |
CN115794669A (zh) | 一种扩展内存的方法、装置及相关设备 | |
WO2023217255A1 (fr) | Procédé et dispositif de traitement de données, processeur et système informatique | |
US10241906B1 (en) | Memory subsystem to augment physical memory of a computing system | |
CN107870870B (zh) | 访问超过地址总线宽度的内存空间 | |
WO2024045643A1 (fr) | Dispositif, procédé et système d'accès à des données, unité de traitement de données et carte d'interface réseau | |
WO2024061344A1 (fr) | Procédé et appareil de migration de données, puce et support de stockage lisible par ordinateur | |
WO2023116581A1 (fr) | Procédé et appareil de prise en charge de cache, et système et support d'informations |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 23803024 Country of ref document: EP Kind code of ref document: A1 |