WO2023044829A1 - Circuit de commande de balayage et procédé d'attaque, substrat d'affichage, panneau d'affichage et appareil - Google Patents

Circuit de commande de balayage et procédé d'attaque, substrat d'affichage, panneau d'affichage et appareil Download PDF

Info

Publication number
WO2023044829A1
WO2023044829A1 PCT/CN2021/120499 CN2021120499W WO2023044829A1 WO 2023044829 A1 WO2023044829 A1 WO 2023044829A1 CN 2021120499 W CN2021120499 W CN 2021120499W WO 2023044829 A1 WO2023044829 A1 WO 2023044829A1
Authority
WO
WIPO (PCT)
Prior art keywords
gate
light
emitting
signal line
initialization signal
Prior art date
Application number
PCT/CN2021/120499
Other languages
English (en)
Chinese (zh)
Inventor
白露
张波
周洋
代俊秀
屈忆
刘松
杨慧娟
Original Assignee
京东方科技集团股份有限公司
成都京东方光电科技有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 京东方科技集团股份有限公司, 成都京东方光电科技有限公司 filed Critical 京东方科技集团股份有限公司
Priority to CN202180002659.9A priority Critical patent/CN116171469A/zh
Priority to PCT/CN2021/120499 priority patent/WO2023044829A1/fr
Publication of WO2023044829A1 publication Critical patent/WO2023044829A1/fr
Priority to GBGB2315942.9A priority patent/GB202315942D0/en

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix

Definitions

  • the present disclosure relates to the field of display technology, and in particular to a scan control circuit and a driving method, a display substrate, a display panel and a device.
  • OLED Organic Light Emitting Diode
  • the forms of display devices are becoming more and more abundant. Among them, foldable display devices have become a symbol of the research and development capabilities of major manufacturers.
  • a scan control circuit is provided.
  • the scanning control circuit is applied in a display panel, and the display panel includes Q display areas, Q ⁇ 2, and Q is an integer.
  • the scan control circuit includes 2Q initialization signal lines and Q scan control sub-circuits. Among the 2Q initialization signal lines, the Q lines are gate initialization signal lines, and the Q lines are light emission initialization signal lines.
  • Each scan control sub-circuit corresponds to a display area.
  • the scan control sub-circuit includes a gate scan control unit and an emission scan control unit, each gate scan control unit is coupled to a gate initialization signal line, and different gate scan control units are coupled to different gate initialization signal lines .
  • the gate scanning control unit is configured to be turned on or off under the control of the gate initialization signal from the gate initialization signal line, so as to drive the corresponding display area to display or not to display.
  • Each light-emitting scanning control unit is coupled to a light-emitting initialization signal line, and different light-emitting scanning control units are coupled to different light-emitting initialization signal lines.
  • the light-emitting scanning control unit is configured to be turned on or off under the control of the light-emitting initialization signal from the light-emitting initialization signal line, so as to drive the corresponding display area to display or not to display.
  • the gate scanning control unit and the light emitting scanning control unit in the same scanning control sub-circuit are arranged side by side along the first direction; the Q display areas are arranged side by side along the second direction; The second direction is substantially vertical.
  • the gate scanning control units in the Q scanning control subcircuits are arranged side by side along the second direction, and the light-emitting scanning control units in the Q scanning control subcircuits are arranged side by side along the second direction.
  • Q Q2
  • the two gate initialization signal lines extend along the second direction and are respectively arranged on opposite sides of the gate scanning control unit.
  • the two light-emitting initialization signal lines extend along the second direction and are respectively arranged on opposite sides of the light-emitting scanning control unit.
  • the gate scan control unit in each scan control sub-circuit, is closer to the corresponding display area than the light emission scan control unit.
  • the gate scan control unit includes multi-stage cascaded gate shift registers, the first S stages of gate shift registers are coupled to a gate initialization signal line, S ⁇ 1, and S is an integer .
  • the light-emitting scanning control unit includes multi-stage cascaded light-emitting shift registers, the first S stages of light-emitting shift registers are coupled to a light-emitting initialization signal line, S ⁇ 1, and S is an integer.
  • a display substrate in another aspect, includes Q display areas, Q ⁇ 2, and Q is an integer.
  • the display substrate includes a substrate and at least one scan control circuit disposed on the substrate, and the scan control circuit includes 2Q initialization signal lines and Q scan control sub-circuits. Among the 2Q initialization signal lines, the Q lines are gate initialization signal lines, and the Q lines are light emission initialization signal lines.
  • Each scan control sub-circuit corresponds to a display area.
  • the scan control sub-circuit includes a gate scan control unit and an emission scan control unit, each gate scan control unit is coupled to a gate initialization signal line, and different gate scan control units are coupled to different gate initialization signal lines .
  • the gate scanning control unit is configured to be turned on or off under the control of the gate initialization signal from the gate initialization signal line, so as to drive the corresponding display area to display or not to display.
  • Each light-emitting scanning control unit is coupled to a light-emitting initialization signal line, and different light-emitting scanning control units are coupled to different light-emitting initialization signal lines.
  • the light-emitting scanning control unit is configured to be turned on or off under the control of the light-emitting initialization signal from the light-emitting initialization signal line, so as to drive the corresponding display area to display or not to display.
  • the display substrate includes a first display area and a second display area arranged side by side along the second direction.
  • the scan control circuit includes a first scan control sub-circuit corresponding to the first display area, a second scan control sub-circuit corresponding to the second display area, a first gate initialization signal line and a second gate initialization signal line. signal line.
  • the first scan control sub-circuit includes a first gate scan control unit
  • the second scan control sub-circuit includes a second gate scan control unit.
  • the first gate initialization signal line is coupled to the first gate scanning control unit
  • the second gate initialization signal line is coupled to the second gate scanning control unit.
  • the scan control sub-circuit further includes a first gate voltage signal line, a second gate voltage signal line, a first gate clock signal line and a second gate clock signal line coupled to the gate scan control unit; Direction, and pointing from the inside of the display area to the outside, the second gate initialization signal line, the second gate voltage signal line, the first gate voltage signal line, the first gate clock signal line, the first The second gate clock signal line and the first gate initialization signal line are arranged in sequence, and the first gate scanning control unit and the second gate scanning control unit are located between the second gate initialization signal line and the second gate initialization signal line. between a gate voltage signal line.
  • the scan control circuit includes a second scan control sub-circuit and a second gate initialization signal line
  • the second scan control sub-circuit includes a second gate scan control unit
  • the second gate scan The control unit includes multiple stages of cascaded second gate shift registers arranged in parallel along the second direction, and each stage of the second gate shift register includes a second gate input transistor.
  • the second scan control sub-circuit also includes S initial connection lines for the second gate, and the S initial connection lines for the second gate respectively correspond to the first S-stage second gate shift registers; each second gate initial connection One end of the line is coupled to the second gate initialization signal line, and the other end is coupled to the second gate input transistor of the corresponding second gate shift register; S ⁇ 1, and S is an integer.
  • the scan control circuit includes a second scan control sub-circuit
  • the second scan control sub-circuit includes a second gate initial connection line
  • the display substrate includes semiconductors sequentially disposed on the substrate layer, the first gate conductive layer, the second gate conductive layer and the source-drain conductive layer.
  • the second gate initial connection line includes at least one first connection segment and at least one second connection segment.
  • the at least one first connection segment is located on the source-drain conductive layer.
  • the orthographic projection of the first connecting section on the substrate is separated from the orthographic projection of any signal line in the second scan control sub-circuit on the substrate.
  • At least one second connection segment is located on the semiconductor layer.
  • the orthographic projection of the second connection section on the substrate is separated from the orthographic projection of any signal line in the second scan control sub-circuit on the substrate.
  • the resistivity of the second connection section is greater than the resistivity of the first connection section.
  • the scan control circuit includes a second gate initialization signal line and a second gate voltage signal line.
  • the second gate initial connection line also includes at least one third connection section, and the at least one third connection section is located on the first gate conductive layer or the second gate conductive layer;
  • the orthographic projection on the substrate intersects the orthographic projection of at least one of the second gate initialization signal line and the second gate voltage signal line on the substrate.
  • the second gate initial connection line includes a plurality of sequentially connected connection segments;
  • the source-drain conductive layer includes a plurality of first connection patterns, and each first connection pattern connects the first connection pattern through a via hole. Two adjacent connection segments of the two-gate initial connection line are electrically connected.
  • the scan control circuit includes a second gate initialization signal line and a second gate voltage signal line.
  • the second scan control subcircuit includes a second gate scan control unit, the second gate scan control unit includes a second gate shift register, and the second gate shift register includes a second gate input transistor.
  • the second gate initial connection line includes a first connection segment, a second connection segment and a third connection segment connected in sequence.
  • the orthographic projection of the third connection section on the substrate intersects the orthographic projections of the second gate voltage signal line and the second gate initialization signal line on the substrate.
  • One end of the first connection section away from the third connection section is coupled to the corresponding second gate input transistor, and the end of the third connection section away from the first connection section is connected to the second gate initialization signal line coupling.
  • the second gate initial connection line substantially extends along the first direction and is located between two adjacent stages of gate shift registers.
  • the display substrate includes a source-drain conductive layer
  • the second scan control sub-circuit further includes a plurality of second gate connection lines, and the plurality of second gate connection lines are respectively connected to the first S stage Other stages than the second gate shift register correspond.
  • One end of each second gate connection line is coupled to the output end of the upper-stage second gate shift register, and the other end is coupled to the second gate input transistor of the corresponding second gate shift register.
  • the plurality of second gate connection lines are located in the source-drain conductive layer.
  • the scan control circuit includes a first gate scan control subcircuit and a first gate initialization signal line
  • the first gate scan control subcircuit includes a first gate scan control unit.
  • the first gate scanning control unit includes multiple stages of cascaded first gate shift registers arranged in parallel along the second direction, and each stage of the first gate shift register includes a first gate input transistor.
  • the first scan control sub-circuit further includes S first gate initial connection lines, and the S first gate initial connection lines correspond to the first S first gate shift registers respectively. One end of each first gate initial connection line is coupled to the first gate initialization signal line, and the other end is coupled to the first gate input transistor of the corresponding first gate shift register.
  • the display substrate includes a first display area and a second display area arranged side by side along the second direction.
  • the scan control circuit includes a first scan control sub-circuit corresponding to the first display area, a second scan control sub-circuit corresponding to the second display area, a first light-emitting initialization signal line and a second light-emitting initialization signal line. signal line.
  • the first scan control sub-circuit includes a first light-emitting scan control unit
  • the second scan control sub-circuit includes a second light-emitting scan control unit.
  • the first light emission initialization signal line is coupled to the first light emission scanning control unit
  • the second light emission initialization signal line is coupled to the second light emission scanning control unit.
  • the scan control sub-circuit further includes a plurality of light-emitting initialization signal lines coupled to the light-emitting scanning control unit, a first sub-light-emitting voltage signal line, a second sub-light-emitting voltage signal line, a second light-emitting voltage signal line, a first The light-emitting clock signal line and the second light-emitting clock signal line.
  • the second light emission initialization signal line, the first sub-light emission voltage signal line, the second light emission voltage signal line, the second light emission The voltage signal line, the first light-emitting clock signal line, the second light-emitting clock signal line, and the first light-emitting initialization signal line are arranged in sequence.
  • the first light emission scanning control unit and the second light emission scanning control unit are located between the first sub light emission voltage signal line and the first light emission clock signal line.
  • the second light-emitting scanning control unit includes a multi-stage cascaded second light-emitting shift register arranged in parallel along the second direction, and each stage of the second light-emitting shift register includes a second light-emitting input transistor .
  • the second lighting control sub-circuit further includes S second lighting initial connection lines, and the S second lighting initial connection lines respectively correspond to the first S stages of second lighting shift registers.
  • One end of each second light-emitting initial connection line is coupled to the second light-emitting initialization signal line, and the other end is coupled to the second light-emitting input transistor of the corresponding second light-emitting shift register; S ⁇ 1, and S is an integer .
  • the display substrate includes a semiconductor layer, a first gate conductive layer, a second gate conductive layer, and a source-drain conductive layer sequentially disposed on the substrate.
  • the second luminescence initial connection line includes at least one fourth connection section, at least one fifth connection section and at least one sixth connection section.
  • the at least one fourth connection segment is located on the source-drain conductive layer.
  • the orthographic projection of the fourth connecting section on the substrate is separated from the orthographic projection of any signal line in the second lighting control sub-circuit on the substrate.
  • the at least one fifth connection segment is located on the semiconductor layer.
  • the orthographic projection of the fifth connection segment on the substrate is separated from the orthographic projection of any signal line in the second light emission control sub-circuit on the substrate; wherein, the fifth The resistivity of the connection segment is greater than the resistivity of the fourth connection segment.
  • the at least one sixth connection segment is located in the first gate conductive layer or the second gate conductive layer.
  • the orthographic projection of the sixth connection section on the substrate is in the same position as at least one of the second light emission initialization signal line, the first sub light emission voltage signal line, and the second light emission voltage signal line.
  • the second initial light-emitting connection line includes a plurality of connection segments connected in sequence.
  • the source-drain conductive layer includes a plurality of second connection patterns, and each second connection pattern electrically connects two adjacent connection segments of the second light-emitting initial connection line through a via hole.
  • the second luminescent initial connection line includes a fourth connection segment, a first sixth connection segment, a fifth connection segment and a second sixth connection segment connected in sequence.
  • the orthographic projection of the first sixth connection segment on the substrate intersects the orthographic projection of the second light emitting voltage signal line on the substrate.
  • the orthographic projection of the second sixth connection section on the substrate intersects the orthographic projections of the first sub-light emission voltage signal line and the second light emission initialization signal line on the substrate. .
  • One end of the fourth connection section away from the second sixth connection section is coupled to the corresponding second light-emitting input transistor, and the end of the second sixth connection section away from the fourth connection section is connected to the The second lighting initiation signal line is coupled.
  • a display panel in yet another aspect, includes the display substrate and the control integrated circuit as described in any one of the above embodiments.
  • the control integrated circuit is coupled to multiple initialization signal lines in the scan control circuit of the display substrate.
  • the control integrated circuit is configured to transmit the first initialization signal to the initialization signal line corresponding to the display area that does not need to be displayed, so that the scanning control sub-circuit corresponding to the display area that does not need to be displayed is turned off;
  • the initialization signal line corresponding to the display area transmits the second initialization signal, so that the scanning control sub-circuit corresponding to the display area to be displayed is turned on.
  • a display device in yet another aspect, includes the display panel described in any one of the above embodiments.
  • the display device can be folded along the boundary line between adjacent display areas.
  • a method for driving a scan control circuit is provided.
  • the driving method of the scan control circuit is applicable to the scan control circuit described in any one of the above embodiments.
  • the driving method includes: when the target display area of the display panel does not need to display, the initialization signal line coupled to the scan control sub-circuit corresponding to the target display area provides the first initialization signal line to the scan control sub-circuit. signal to shut down the scan control subcircuit.
  • the initialization signal line coupled to the scan control sub-circuit corresponding to the target display area provides a second initialization signal to the scan control sub-circuit, so that the scan control The subcircuit is opened.
  • FIG. 1A is a block diagram of a display device according to some embodiments.
  • FIG. 1B is a partial cross-sectional view of a display panel according to some embodiments.
  • FIG. 2 is a driving architecture diagram of a display panel according to some embodiments.
  • FIG. 3 is a structural diagram of a scan control circuit of a display panel according to some embodiments.
  • FIG. 4 is a structural diagram of another scanning control circuit of a display panel according to some embodiments.
  • 5 is an equivalent circuit diagram of a gate shift register according to some embodiments.
  • FIG. 6 is a driving timing diagram of the gate shift register shown in FIG. 5;
  • FIG. 7 is an equivalent circuit diagram of an illuminated shift register according to some embodiments.
  • Fig. 8 is a driving timing diagram of the light emitting scanning control shift register shown in Fig. 7;
  • FIG. 9 is a top view of some film layers of a gate scan control unit according to some embodiments.
  • Fig. 10 is a top view of other film layers of the gate scanning control unit according to some embodiments.
  • Fig. 11 is a top view of still some film layers of the gate scanning control unit according to some embodiments.
  • Fig. 12 is a top view of some further film layers of the gate scanning control unit according to some embodiments.
  • Fig. 13 is a top view of still some film layers of the gate scanning control unit according to some embodiments.
  • Fig. 14 is a top view of some film layers of a light-emitting scanning control unit according to some embodiments.
  • Fig. 15 is a top view of other film layers of the light-emitting scanning control unit according to some embodiments.
  • Fig. 16 is a top view of still other film layers of the light-emitting scanning control unit according to some embodiments.
  • Fig. 17 is a top view of some further film layers of the light-emitting scanning control unit according to some embodiments.
  • Fig. 18 is a top view of still other film layers of the light-emitting scanning control unit according to some embodiments.
  • Fig. 19 is a sectional view at the section line DD' in Fig. 12;
  • Figure 20 is a cross-sectional view at the section line FF' in Figure 17;
  • Fig. 21 is a sectional view at the section line EE' in Fig. 12;
  • FIG. 22 is a flowchart of a driving method of a scan control circuit according to some embodiments.
  • parallel As used herein, “parallel”, “perpendicular”, and “equal” include the stated situation and the situation similar to the stated situation, the range of the similar situation is within the acceptable deviation range, wherein the The acceptable deviation ranges are as determined by one of ordinary skill in the art taking into account the measurement in question and errors associated with measurement of the particular quantity (ie, limitations of the measurement system).
  • “parallel” includes absolute parallelism and approximate parallelism, wherein the acceptable deviation range of approximate parallelism can be, for example, a deviation within 5°; Deviation within 5°.
  • “Equal” includes absolute equality and approximate equality, where the difference between the two that may be equal is less than or equal to 5% of either within acceptable tolerances for approximate equality, for example.
  • connection When describing some embodiments, the expression “connected” and its derivatives may be used. For example, the term “connected” may be used in describing some embodiments to indicate that two or more elements are in direct physical or electrical contact with each other.
  • a and/or B includes the following three combinations: A only, B only, and a combination of A and B.
  • At least one of A, B and C has the same meaning as “at least one of A, B or C” and both include the following combinations of A, B and C: A only, B only, C only, A and B A combination of A and C, a combination of B and C, and a combination of A, B and C.
  • Exemplary embodiments are described herein with reference to cross-sectional and/or plan views that are idealized exemplary drawings.
  • the thickness of layers and regions are exaggerated for clarity. Accordingly, variations in shape from the drawings as a result, for example, of manufacturing techniques and/or tolerances are contemplated.
  • example embodiments should not be construed as limited to the shapes of regions illustrated herein but are to include deviations in shapes that result, for example, from manufacturing. For example, an etched region illustrated as a rectangle will, typically, have curved features.
  • the regions illustrated in the figures are schematic in nature and their shapes are not intended to illustrate the actual shape of a region of a device and are not intended to limit the scope of example embodiments.
  • the transistor used in the shift register may be a thin film transistor (English: Thin Film Transistor, referred to as TFT), a field effect transistor (English: metal oxide semiconductor, referred to as MOS) or other
  • thin film transistors are taken as examples for description in the embodiments of the present disclosure.
  • the control pole of each thin film transistor used in the shift register is the gate of the transistor
  • the first pole is one of the source and drain of the thin film transistor
  • the second pole is the gate of the thin film transistor.
  • the source and drain of the other Since the source and drain of the thin film transistor may be symmetrical in structure, there may be no difference in structure between the source and drain, that is to say, the first electrode of the thin film transistor in the embodiment of the present disclosure There may be no difference in structure from the second pole.
  • the first pole of the transistor is the source, and the second pole is the drain;
  • the transistor is an N-type transistor, the first pole of the transistor is the drain, The second pole is the source.
  • the capacitor can be a capacitive device that is independently manufactured through a process, for example, by making a special capacitive electrode to realize the capacitive device, and each capacitive electrode of the capacitor can be made through a metal layer, a semiconductor layer (such as doped polysilicon) ) and so on.
  • the capacitor can also be a parasitic capacitance between transistors, or realized by the transistor itself and other devices and lines, or realized by using the parasitic capacitance between the lines of the circuit itself.
  • nodes such as the first node and the second node do not represent actual components, but represent the converging points of related electrical connections in the circuit diagram, that is to say, these nodes are formed by the circuit diagram A node equivalent to the confluence of related electrical connections.
  • the "low voltage” in the shift register provided in the embodiments of the present disclosure refers to the voltage that can make the operated P-type transistor included in it be turned on, and cannot make the operated N-type transistor included in it be turned on. (that is, the N-type transistor is turned off) voltage; correspondingly, "high voltage” refers to the voltage that can make the operated N-type transistor included in it be turned on, and cannot make the operated P-type transistor included in it The voltage at which the P-type transistor is turned on (that is, the P-type transistor is turned off).
  • FIG. 1A is a structural diagram of a display device according to some embodiments. As shown in FIG. 1A , some embodiments of the present disclosure provide a display device 1 , and the display device 1 may be a TV, a mobile phone, a computer, a notebook computer, a tablet computer, a vehicle-mounted computer, and the like.
  • the display device 1 includes at least two display areas A, and the display device 1 can be folded along the boundary line L between adjacent display areas A.
  • at least one display area A may not display images while other display areas A display images.
  • the display device 1 includes a first display area A1 and a second display area A2 , and the first display area A1 and the second display area A2 are folded along the boundary line L.
  • the first display area A1 and the second display area A2 can display images at the same time; or, when the first display area A1 displays images, the second display area A2 does not display images; or, when the second display area A2 displays images, The first display area A1 does not display images.
  • boundary line L may be a transitional bending area, and the bending area can also be displayed.
  • devices such as hinges may be provided in the bending area to realize bending or flattening of the screen.
  • the display device 1 includes a housing 10, a display panel 20 disposed in the housing 10, a circuit board, a display driver integrated circuit, and other electronic accessories.
  • the above display panel 20 may be an organic light emitting diode (English: Organic Light Emitting Diode, OLED for short) display panel, a quantum dot light emitting diode (English: Quantum Dot Light Emitting Diodes, QLED for short) display panel, a micro light emitting diode (English: Micro Light Emitting Diodes (Micro LED for short) display panels, etc., which are not specifically limited in this disclosure.
  • OLED Organic Light Emitting Diode
  • QLED Quantum Dot Light Emitting Diodes
  • micro light emitting diode English: Micro Light Emitting Diodes (Micro LED for short) display panels, etc., which are not specifically limited in this disclosure.
  • the display panel 20 has a display area A, and a peripheral area B disposed on at least one side of the display area A. As shown in FIG. In FIG. 2 , the peripheral area B is set around the display area A as an example.
  • sub-pixels P of multiple luminous colors are arranged in the display area A, and the sub-pixels P of multiple luminous colors at least include a first sub-pixel whose luminous color is a first color, and whose luminous color is The second sub-pixel of the second color and the third sub-pixel of the third color emit light, and the first color, the second color and the third color are three primary colors (such as red, green and blue).
  • the display panel 20 includes a display substrate 10 and an encapsulation layer 30 for encapsulating the display substrate 10 .
  • the encapsulation layer 30 may be an encapsulation film, or an encapsulation substrate.
  • each sub-pixel P includes a light emitting device 15 disposed on a substrate 21 and a pixel driving circuit 14
  • the pixel driving circuit 14 includes a plurality of transistors.
  • the transistor includes an active layer 235 , a source 265 , a drain 266 , a gate 235 and a gate insulating layer GI.
  • the source 265 and the drain 266 are respectively in contact with the active layer 235 .
  • the light emitting device 15 includes a first electrode 151 , a light emitting functional layer 152 and a second electrode 153 .
  • the first electrode 151 is the anode of the light emitting device 15
  • the second electrode 153 is the cathode of the light emitting device 15
  • the first electrode 151 is electrically connected to a source 265 or a drain 266 of a transistor as a driving transistor among the plurality of transistors 141 .
  • the electrical connection between the first electrode 151 and the drain of the transistor 141 is schematically illustrated.
  • the light emitting functional layer 152 only includes a light emitting layer.
  • the luminescent functional layer 152 includes, in addition to the luminescent layer, an electron transport layer (election transporting layer, ETL for short), an electron injection layer (election injection layer, EIL for short), a hole transport layer (hole transporting layer). layer (HTL for short) and a hole injection layer (HIL for short).
  • the display substrate 10 further includes a passivation layer PVX, and the passivation layer PVX is disposed on a side of the pixel driving circuit 14 away from the substrate 21 .
  • the display substrate 10 further includes a first planar layer PLN, and the first planar layer PLN1 is disposed on a side of the passivation layer PVX away from the substrate 21 .
  • the display substrate 10 further includes a pixel defining layer PDL, the pixel defining layer PDL includes a plurality of opening regions, and one light emitting device 15 is disposed in one opening region.
  • the display substrate 10 further includes a buffer layer 111 disposed between the pixel driving circuit 14 and the substrate 21 .
  • the above-mentioned plurality of sub-pixels P in the present disclosure are described as an example arranged in a matrix form.
  • the sub-pixels P arranged in a row along the first direction X are called sub-pixels P in the same row;
  • the sub-pixels P arranged in a column along the second direction Y are called sub-pixels P in the same column.
  • each sub-pixel P includes a pixel driving circuit 200 for controlling the display of the sub-pixel P.
  • the pixel driving circuit 200 located in the same row is coupled to the same gate scanning signal line GL and the same light emitting scanning signal line EL.
  • the pixel driving circuits 200 in the same column are coupled to the same data line DL.
  • the gate scanning signal line GL is used to transmit the gate scanning signal Gate to the pixel driving circuit 200;
  • the light emitting scanning signal line EL is used to transmit the light emitting scanning signal EM to the pixel driving circuit 200;
  • the data line DL is used to transmit data to the pixel driving circuit 200 Signal Data.
  • the display panel 20 is provided with a scanning control circuit 100 and a source driving circuit 300 in the peripheral region B. As shown in FIG. 2 , the display panel 20 is provided with a scanning control circuit 100 and a source driving circuit 300 in the peripheral region B. As shown in FIG. 2 , the display panel 20 is provided with a scanning control circuit 100 and a source driving circuit 300 in the peripheral region B. As shown in FIG. 2 , the display panel 20 is provided with a scanning control circuit 100 and a source driving circuit 300 in the peripheral region B. As shown in FIG.
  • the scan control circuit 100 includes a gate scan control unit 112 and a light emission scan control unit 113 .
  • the gate scanning signal Gate comes from the gate scanning control unit 112 coupled with the gate scanning signal line GL
  • the light emitting scanning signal EM comes from the light emitting scanning control unit 113 coupled with the light emitting scanning signal line EL
  • the data signal Data comes from the light emitting scanning control unit 113 coupled with each data line DL coupled source driver circuit 300 .
  • each shift register of a scan control unit 111 includes at least two output terminals, one of which outputs The gate scanning signal Gate, and the other output the light emitting scanning signal EM, and the disclosure is not limited here in detail.
  • the scan control circuit 100 can be arranged on the side along the extending direction of the gate scanning signal line GL, and the source driving circuit 300 can be arranged on the side along the extending direction of the data line DL. side, to drive the pixel driving circuit 200 in the display panel 20 to display.
  • the scanning control circuit 100 is a GOA (Gate Driver on Array) circuit, that is, the scanning control circuit 100 is directly integrated in the array substrate of the display panel 20 to reduce the frame size of the display panel 20. , reduce the manufacturing cost of the display panel 20, and realize a narrow frame design.
  • GOA Gate Driver on Array
  • the display panel 20 is provided with a scanning control circuit 100 on one side of the peripheral area B, and each gate scanning signal line GL and light-emitting scanning signal line EL are sequentially driven row by row from one side, that is, one-side driving as an example. for explanation.
  • 3 and 4 take the display panel 20 to provide scanning control circuits 100 on both sides of the peripheral area B, and drive each gate scanning signal line GL and light-emitting scanning signal line EL line by line from both sides, that is, double-side driving as an example for illustration. of.
  • the scan control circuit 100 includes a gate scan control unit 112 and an emission scan control unit 113
  • the gate scan control unit 112 includes a multi-stage cascaded gate shift register ( GRS1, GRS2...GRS(N))
  • the light-emitting scanning control unit 113 at least includes multi-stage cascaded light-emitting shift registers (ERS1, ERS2...ERS(N)), where N is a positive integer.
  • each stage of gate shift registers (GRS1, GRS2...GRS(N)) is coupled to at least one gate scanning signal line GL, and each stage of light-emitting shift registers (ERS1, ERS2...ERS(N) ) is coupled to at least one light emitting scanning signal line EL.
  • each stage of the gate shift register is coupled to a gate scanning signal line GL, and each stage of the light emitting shift register is coupled to a light emitting scanning signal line EL for illustration.
  • the signal input end IPUT of the next-stage shift register RS is connected to the output end of the upper-stage shift register RS OPUT is coupled, and the signal input terminal IPUT of the first-stage shift register RS1 is coupled to the corresponding initialization signal line STV.
  • the display device is a foldable display device including two display areas.
  • one display area displays an image
  • the other display area displays a black picture.
  • the display area that is not used for displaying images is not refreshed, and a black picture is still displayed. That is to say, in this case, within a frame period, the display area not used for displaying images still conducts normal progressive scanning charging to the sub-pixels P and the included rows, which will not only generate redundant power consumption, but also Waste of refresh time.
  • some embodiments of the present disclosure provide a scan control circuit 100 , referring to FIG. 1A and FIG. 2 , the scan control circuit 100 is applied in a display panel 20 including a plurality of display areas A. As shown in FIG. 3 , the scan control circuit 100 includes a plurality of initialization signal lines STV and a plurality of scan control sub-circuits 110 . Each scan control sub-circuit 110 corresponds to a display area A.
  • the scan control sub-circuit 110 includes at least one scan control unit 111 , each scan control unit 111 is coupled to one initialization signal line STV, and different scan control units 111 are coupled to different initialization signal lines STV.
  • the scan control unit 111 is configured to be turned on or off under the control of the initialization signal from the initialization signal line STV, so as to drive the corresponding display area A to display or not to display.
  • each scan control sub-circuit 110 corresponds to a display area A
  • the scan control unit 111 in each scan control sub-circuit 110 can be turned on or off separately under the control of the initialization signal from the initialization signal line STV, To drive the corresponding display area A to display or not to display.
  • the scan control circuit corresponding to the target display area can be controlled.
  • the initialization signal line STV coupled to the circuit 110 provides the first initialization signal to the scan control sub-circuit 110, so that the scan control sub-circuit 110 is turned off, which solves the problem that the display area A that is not used for displaying images in the related art is still not included.
  • the initialization signal line STV coupled to the scanning control sub-circuit 110 corresponding to other display areas A can be controlled to provide a second initialization signal to the scanning control sub-circuit 110, so that the scanning control sub-circuit 110 is turned on, thereby driving other display areas.
  • Area A is displayed normally.
  • the number of corresponding refresh lines is reduced, the refresh frequency is high, the charging time is prolonged, and the display effect is better.
  • target display area may be selected according to actual conditions, which is not specifically limited in the present disclosure.
  • the display panel 20 includes Q display areas A, and the scan control circuit 100 includes Q scan control sub-circuits 110 and 2Q initialization signal lines STV; Q ⁇ 2, and Q is an integer.
  • each scan control sub-circuit 110 includes a gate scan control unit 112 and a light-emitting scan control unit 113, the gate scan control unit 112 is used to provide the gate scan signal Gate to the pixel drive circuit 200, and the light-emitting scan control unit 113 is used to provide The pixel driving circuit 200 provides an emission scanning signal EM.
  • the Q lines are gate initialization signal lines GSTV, and each gate scanning control unit 112 is coupled to one gate initialization signal line GSTV, and each gate scanning control unit 112 initializes
  • the gate initialization signal provided by the signal line GSTV is turned on or off;
  • the Q bar is the light emission initialization signal line ESTV, and each light emission scanning control unit 113 is coupled with a light emission initialization signal line ESTV, and each light emission scanning control unit 113 is in the It is turned on or off under the control of the light-emitting initialization signal provided by the coupled light-emitting initialization signal line ESTV.
  • the display panel 20 includes two display areas A
  • the scan control circuit 100 includes two scan control sub-circuits 110 and four initialization signal lines STV
  • each scan control sub-circuit 110 includes gate The electrode scanning control unit 112 and the emission scanning control unit 113
  • the gate scanning control unit 112 is coupled to a gate initialization signal line GSTV
  • the emission scanning control unit 113 is coupled to an emission initialization signal line ESTV.
  • the gate scan control unit 112 and the light emission scan control unit 113 in the same scan control sub-circuit 110 are arranged side by side along the first direction X, and Q display areas A are arranged side by side along the second direction Y.
  • the first direction X is substantially perpendicular to the second direction Y.
  • the gate scanning control units 112 in the plurality of scanning control sub-circuits 110 are arranged side by side along the second direction Y, and the light-emitting scanning control units 113 in the plurality of scanning control sub-circuits 110 are arranged side by side along the second direction Y.
  • the grid scan control unit 112 and the light emission scan control unit 113 are arranged regularly, which is convenient for routing and reduces the occupied area of the scan control circuit 100 .
  • the four initialization signal lines STV include two gate initialization signal lines GSTV and two light emission initialization signal lines ESTV.
  • two gate initialization signal lines GSTV (GSTV1 and GSTV2 in FIG. 12) extend along the second direction Y, and are respectively arranged on opposite sides of the gate scanning control unit 112; as shown in FIG. 17
  • two emission initialization signal lines ESTV (ESTV1 and ESTV2 in FIG. 17 ) extend along the second direction Y, and are arranged on opposite sides of the emission scanning control unit 113 respectively.
  • the gate scan control unit 112 in each scan control sub-circuit 110 , is closer to the corresponding display area A than the light emission scan control unit 113 .
  • the length of the gate scanning signal line GL coupled to the gate scanning control unit 112 is relatively short, and the load is low, which is beneficial to improve the gate scanning signal Gate provided by the gate scanning signal line GL to the pixel driving circuit 200. stability.
  • the scan control unit 111 includes a multi-stage cascaded shift register RS arranged in parallel along the second direction Y, and the first S-stage shift register RS in the multi-stage shift register RS is connected to a The initialization signal line STV is coupled.
  • S ⁇ 1, and S is an integer.
  • the cascade connection manner of the shift registers RS of the middle stages in the scan control unit 111 is not limited thereto.
  • the above scan control unit 111 is a gate scan control unit 112, and the gate scan control unit 112 includes a multi-stage cascaded gate shift register GRS, the first S stage The gate shift register GRS is coupled to a gate initialization signal line GSTV.
  • the above-mentioned scanning control unit 111 is a light-emitting scanning control unit 113
  • the light-emitting scanning control unit 113 includes a multi-stage cascaded light-emitting shift register ERS, and the first S stages of light-emitting shift registers
  • the register ERS is coupled to a light emission initialization signal line ESTV.
  • the circuit of the gate shift register GRS is schematically described below by taking the gate shift register GRS including 7 transistors and 2 capacitors as an example with reference to FIG. 5 and FIG. 12 .
  • the gate shift register GRS may be any one of the multi-stage gate shift registers included in the gate scanning control unit 112 .
  • the first gate clock signal terminal and the subsequent first gate clock signal line use the same symbol “GCK”
  • the second gate clock signal terminal and the subsequent second gate clock signal line use the same symbol “GCK”.
  • the same symbol “GCB” the first gate voltage signal terminal and the subsequent first gate voltage signal line use the same symbol “GVGL”
  • the second gate voltage signal terminal and the subsequent second gate voltage signal line use the same
  • the symbol “GVGH” is just for convenience of description and does not mean that they are the same components or signals.
  • the gate shift register GRS includes: a first transistor T1, a second transistor T2, a third transistor T3, a fourth transistor T4, a fifth transistor T5, a sixth transistor T6, a seventh transistor T7, a Eight transistors T8, a first capacitor C1, and a second capacitor C2.
  • the control electrode of the first transistor T1 is coupled to the first gate clock signal terminal GCK, the first electrode of the first transistor T1 is coupled to the signal input end IPUT, and the second electrode of the first transistor T1 is coupled to the first node N1.
  • the control electrode of the second transistor T2 is coupled to the first node N1, the first electrode of the second transistor T2 is coupled to the first gate clock signal terminal GCK, and the second electrode of the second transistor T2 is coupled to the second node N2.
  • the control electrode of the third transistor T3 is coupled to the first gate clock signal terminal GCK, the first electrode of the third transistor T3 is coupled to the first gate voltage signal terminal GVGL, and the second electrode of the third transistor T3 is connected to the second node N2 coupling.
  • the control electrode of the fourth transistor T4 is coupled to the second node N2, the first electrode of the fourth transistor T4 is coupled to the second gate voltage signal terminal GVGH and the first plate of the first capacitor C1, and the first electrode of the fourth transistor T4 The two poles are coupled to the output terminal OPUT.
  • the control electrode of the fifth transistor T5 is coupled to the third node N3, the first electrode of the fifth transistor T5 is coupled to the second gate clock signal terminal GCB, the second electrode of the fifth transistor T5 is connected to the output terminal OPUT and the second memory
  • the first plate of capacitor C2 is coupled.
  • the control electrode of the sixth transistor T6 is coupled to the second node N2, the first electrode of the sixth transistor T6 is coupled to the second gate voltage signal terminal GVGH, and the second electrode of the sixth transistor T6 is coupled to the fourth node N4.
  • the control electrode of the seventh transistor T7 is coupled to the second gate clock signal terminal GCB, the first electrode of the seventh transistor T7 is coupled to the fourth node N4, and the second electrode of the seventh transistor T7 is coupled to the first node N1.
  • the control electrode of the eighth transistor T8 is coupled to the first gate voltage signal terminal GVGL, the first electrode of the eighth transistor T8 is coupled to the first node N1, and the second electrode of the eighth transistor T8 is coupled to the third node N3.
  • the first plate of the first capacitor C1 is coupled to the first electrode of the fourth transistor T4 and the second gate voltage signal terminal GVGH, and the second plate of the first capacitor C1 is coupled to the second node N2.
  • the first plate of the second capacitor C2 is coupled to the second electrode of the fifth transistor T4, and the second plate of the first capacitor C1 is coupled to the third node N3.
  • the adjacent two sets of S-level gate shift registers GRS when the S-level gate shift register GRS is cascaded, the adjacent two sets of S-level gate shift registers GRS, the previous group
  • the first gate clock signal terminal GCK of the gate shift register GRS and the second gate clock signal terminal GCB of the next group of gate shift registers GRS are coupled to the same gate clock signal line;
  • the second gate clock signal terminal GCB of the bit register GRS and the first gate clock signal terminal GCK of the next group of gate shift registers GRS are coupled to the same gate clock signal line.
  • the first gate clock signal terminal GCK of the gate shift register GRS of the previous group is coupled to the first gate clock signal line GCK;
  • the second gate clock signal terminal GCB of the gate shift register GRS of the previous group is coupled to the The second gate clock signal line GCB is coupled;
  • the first gate clock signal terminal GCK of the gate shift register GRS of the next group is coupled with the second gate clock signal line GCB, and the gate shift register GRS of the next group
  • the second gate clock signal terminal GCB is coupled to the first gate clock signal line GCK.
  • nodes N1, N2 and N3 do not represent actual components, but represent the confluence points of relevant electrical connections in the circuit diagram, that is to say, these nodes are composed of relevant electrical connections in the circuit diagram. Nodes are equivalent to connected junctions.
  • the circuit of the gate shift register GRS is etched layer by layer to form the transistors in the equivalent circuit shown in FIG. 5 .
  • the semiconductor layer ACT is formed first.
  • the material of the semiconductor layer ACT includes amorphous silicon, single crystal silicon, polycrystalline silicon, or metal oxide semiconductor materials; for example, the material of the semiconductor layer ACT includes Indium Gallium Zinc Oxide (Indium Gallium Zinc Oxide, IGZO), zinc oxide ( ZnO), the present disclosure is not limited thereto.
  • the semiconductor layer ACT includes the active layer 225 of each transistor in the equivalent circuit shown in FIG. 5 (see FIGS. 12 and 19 ).
  • the first gate conductive layer Gt1 is formed on the semiconductor layer ACT, and the first gate conductive layer Gt1 overlaps with the semiconductor layer ACT to respectively form the first transistor T1, the second transistor T2, the third transistor T3, The fourth transistor T4, the fifth transistor T5, the sixth transistor T6, the seventh transistor T7 and the eighth transistor T8.
  • the material of the first gate conductive layer Gt1 includes conductive metal; for example, the material of the first gate conductive layer Gt1 includes at least one of aluminum, copper, and molybdenum, and the present disclosure is not limited thereto.
  • the first gate conductive layer Gt1 includes the gate 235 of each transistor and the first plate of the capacitor in the equivalent circuit shown in FIG. 5 (see FIG. 12 and FIG. 21 ).
  • a first gate insulating layer GI1 (refer to FIG. 19 and FIG. 21 ) is disposed between the semiconductor layer ACT and the first gate conductive layer Gt1, and the first gate insulating layer GI1 is used to connect the semiconductor layer ACT and the first The gate conductive layer Gt1 is electrically insulated.
  • the material of the first gate insulating layer GI1 includes any one of the inorganic insulating materials of silicon nitride, silicon oxynitride and silicon oxide; for example, the material of the first gate insulating layer GI1 includes silicon dioxide, and the present disclosure is not limited to this.
  • the second gate conductive layer Gt2 is formed on the first gate conductive layer Gt1, and the overlapping portion of the second gate conductive layer Gt2 and the first gate conductive layer Gt1 forms the first capacitor C1 and the second capacitor C2 respectively.
  • the material of the second gate conductive layer Gt2 includes conductive metal; for example, the material of the second gate conductive layer Gt2 includes at least one of aluminum, copper, and molybdenum, and the present disclosure is not limited thereto.
  • the second gate conductive layer Gt2 includes the second plate of the capacitor in the equivalent circuit shown in FIG. 5 (see FIG. 12 ).
  • a second gate insulating layer GI2 is disposed between the first gate conductive layer Gt1 and the second gate conductive layer Gt2 (refer to FIG. 19 ).
  • the material of the second gate insulating layer GI2 includes any one of the inorganic insulating materials of silicon nitride, silicon oxynitride and silicon oxide; for example, the material of the second gate insulating layer GI2 includes silicon dioxide, and the present disclosure is not limited to this.
  • a source-drain conductive layer SD is formed on the second gate conductive layer Gt2, and the source-drain conductive layer SD includes a gate initialization signal line GSTV, a first gate voltage signal line GVGL, a second gate voltage signal line GVGH, a A gate clock signal line GCK and a second gate clock signal line GCB.
  • the material of the source-drain conductive layer SD includes conductive metal; for example, the material of the source-drain conductive layer SD includes at least one of aluminum, copper, and molybdenum, and the present disclosure is not limited thereto.
  • the source-drain conductive layer SD includes each signal line in the equivalent circuit shown in FIG. 5 (see FIG. 12 ).
  • the electrical connection between each signal line, transistor and capacitor is transferred to the source-drain conductive layer SD through the via hole HL, and the electrical connection is realized through the source-drain conductive layer SD.
  • the via hole HL passes through the ILD and the second gate insulating layer GI2.
  • the semiconductor layer ACT is electrically connected to the source-drain conductive layer SD
  • the via hole HL penetrates through the ILD, the first gate insulating layer GI1 and the second gate insulating layer GI2 .
  • an interlayer dielectric layer ILD is disposed between the source-drain conductive layer SD and the second gate conductive layer Gt2 (refer to FIG. 19 ).
  • the material of the interlayer dielectric layer ILD includes any one of inorganic insulating materials such as silicon nitride, silicon oxynitride, and silicon oxide; for example, the material of the second gate insulating layer GI2 includes silicon dioxide, and the present disclosure is not limited thereto. .
  • FIG. 6 is a timing diagram of the gate shift register GRS shown in FIG. 5 .
  • the input stage P1 and the output stage P2 of the gate shift register GRS will be described in detail below by taking the transistor as a P-type transistor as an example, which does not limit the protection of the present disclosure.
  • low voltage can make the P-type transistor be turned on, but cannot make the N-type transistor be turned on (that is, the N-type transistor is turned off);
  • high voltage can make the N-type transistor be turned on, but cannot make the N-type transistor turn on.
  • the P-type transistor is turned on (ie, the P-type transistor is turned off).
  • one or more thin film transistors in the circuit of the gate shift register GRS provided by the embodiments of the present disclosure can also use N-type transistors, and only need to refer to each pole of the selected type of thin film transistors in the embodiment of the present disclosure
  • the poles of the corresponding thin film transistors are connected correspondingly, and the corresponding voltage terminal provides the corresponding high voltage or low voltage.
  • 0 represents a low voltage
  • 1 represents a high voltage
  • the first transistor T1, the second transistor T2, the third transistor T3, the fourth transistor T4, the fifth transistor T5, the sixth transistor T6, and the eighth transistor T8 are all turned on, the seventh transistor T7 is turned off, and the output terminal OPUT outputs a high-voltage gate scan signal Gate to control the corresponding gate signal terminal of the pixel driving circuit 200 to be turned off.
  • the second transistor T2, the fifth transistor T5, the seventh transistor T7, and the eighth transistor T8 are all turned on, the first transistor T1, the third transistor T3, the fourth transistor T4, and the sixth transistor T6 are all turned off, and the output
  • the terminal OPUT outputs a low-voltage gate scan signal Gate to control the gate signal terminal of the corresponding pixel driving circuit 200 to be turned on.
  • the circuit of the light-emitting shift register ERS is schematically described below by taking the light-emitting shift register ERS including 12 transistors and 3 capacitors as an example with reference to FIG. 7 and FIG. 17 .
  • the light emitting shift register ERS may be any one of the multi-stage light emitting shift registers included in the light emitting scanning control unit 113 .
  • the first light-emitting clock signal terminal and the subsequent first light-emitting clock signal line use the same symbol "ECK”
  • the second light-emitting clock signal terminal and the subsequent second light-emitting clock signal line use the symbol "ECK”.
  • the same symbol "ECB” the first luminescence voltage signal terminal and the subsequent first luminescence voltage signal line use the same symbol “EVGL”
  • the second luminescence voltage signal terminal and the subsequent second luminescence voltage signal line use the same symbol
  • the symbol “EVGH” is just for convenience of description and does not mean that they are the same components or signals.
  • the luminescence shift register ERS includes: a first transistor T1, a second transistor T2, a third transistor T3, a fourth transistor T4, a fifth transistor T5, a sixth transistor T6, a seventh transistor T7, an eighth transistor
  • the control electrode of the first transistor T1 is coupled to the first light-emitting clock signal end ECK, the first electrode of the first transistor T1 is coupled to the signal input end IPUT, and the second electrode of the first transistor T1 is coupled to the fourth node N4.
  • the control electrode of the second transistor T2 is coupled to the fourth node N4, the first electrode of the second transistor T2 is coupled to the first light emitting clock signal terminal ECK, and the second electrode of the second transistor T2 is coupled to the fifth node N5.
  • the control electrode of the third transistor T3 is coupled to the first light emitting clock signal terminal ECK, the first electrode of the third transistor T3 is coupled to the first light emitting voltage signal terminal GVGL, and the second electrode of the third transistor T3 is connected to the fifth node N5 coupling.
  • the control electrode of the fourth transistor T4 is coupled to the second light emitting clock signal terminal ECB, the first electrode of the fourth transistor T4 is coupled to the sixth node N6, and the second electrode of the fourth transistor T4 is coupled to the fourth node N4.
  • the control electrode of the fifth transistor T5 is coupled to the fifth node N5, the first electrode of the fifth transistor T5 is coupled to the second light emitting voltage signal terminal VGH, and the second electrode of the fifth transistor T5 is coupled to the sixth node N6.
  • the control electrode of the sixth transistor T6 is coupled to the seventh node N7, the first electrode of the sixth transistor T6 is coupled to the second light emitting clock signal terminal ECB, and the second electrode of the sixth transistor T6 is coupled to the eighth node N8.
  • the control electrode of the seventh transistor T7 is coupled to the second light emitting clock signal terminal ECB, the first electrode of the seventh transistor T7 is coupled to the eighth node N8, and the second electrode of the seventh transistor T7 is coupled to the ninth node N9.
  • the control electrode of the eighth transistor T8 is coupled to the fourth node N4, the first electrode of the eighth transistor T8 is coupled to the second light emitting voltage signal terminal VGH, and the second electrode of the eighth transistor T8 is coupled to the ninth node N9.
  • the control electrode of the ninth transistor T9 is coupled to the ninth node N9, the first electrode of the ninth transistor T9 is coupled to the second light-emitting voltage signal terminal VGH and the first plate of the third capacitor C3, and the first electrode of the ninth transistor T9
  • the two poles are coupled to the output terminal OPUT.
  • the control electrode of the tenth transistor T10 is coupled to the tenth node N10 , the first electrode of the tenth transistor T10 is coupled to the first light emitting voltage signal terminal VGL, and the second electrode of the tenth transistor T10 is coupled to the output terminal OPUT.
  • the control electrode of the eleventh transistor T11 is coupled to the first light-emitting voltage signal terminal VGL, the first electrode of the eleventh transistor T11 is coupled to the fifth node N5, and the second electrode of the eleventh transistor T11 is connected to the seventh node N7. coupling.
  • the control electrode of the twelfth transistor T12 is coupled to the first light emitting voltage signal terminal VGL, the first electrode of the twelfth transistor T12 is coupled to the fourth node N4, the second electrode of the twelfth transistor T12 is connected to the tenth node N10 coupling.
  • the first plate of the first capacitor C1 is coupled to the seventh node N7, and the second plate of the first capacitor C1 is coupled to the eighth node N8.
  • the first plate of the second capacitor C2 is coupled to the second light emitting clock signal terminal ECB, and the second plate of the second capacitor C2 is coupled to the tenth node N10.
  • the first plate of the third capacitor C3 is coupled to the first electrode of the ninth transistor T9 and the second light emitting voltage signal terminal VGH, and the second plate of the third capacitor C3 is coupled to the ninth node N9.
  • the light-emitting shift registers ERS when the S-level light-emitting shift registers ERS are cascaded, the adjacent two sets of S-level light-emitting shift registers ERS, the light-emitting shift registers of the previous group
  • the first light emitting clock signal end ECK of the bit register ERS is coupled to the second light emitting clock signal end ECB of the next group of light emitting shift registers ERS with the same light emitting clock signal line; the second light emitting clock signal end of the previous group of light emitting shift registers ERS
  • the light emitting clock signal end ECB is coupled to the same light emitting clock signal line as the first light emitting clock signal end ECK of the next set of light emitting shift registers ERS.
  • the first light emitting clock signal end ECK of the last group of light emitting shift registers ERS is coupled to the first light emitting clock signal line ECK; the second light emitting clock signal end ECB of the last group of light emitting shift registers ERS is connected to the second The light-emitting clock signal line ECB is coupled; the first light-emitting clock signal end ECK of the next group of light-emitting shift registers ERS is coupled to the second light-emitting clock signal line ECB, and the second light-emitting clock signal end of the next group of light-emitting shift registers ERS
  • the signal terminal ECB is coupled to the first light emitting clock signal line ECK.
  • nodes N4, N5, N6, N7, N8, N9 and N10 do not represent actual components, but represent the confluence of relevant electrical connections in the circuit diagram, that is to say , these nodes are nodes equivalent to the confluence of related electrical connections in the circuit diagram.
  • the circuit of the light-emitting shift register ERS is etched and superimposed layer by layer of the required pattern film layers, and finally forms each transistor in the equivalent circuit shown in FIG. 7 .
  • the semiconductor layer ACT is formed first.
  • the semiconductor layer ACT of the light-emitting shift register ERS can be made of the same material as the semiconductor layer ACT of the gate shift register ERS and can be fabricated in the same layer.
  • the semiconductor layer ACT also includes the active layer 225 of each transistor in the equivalent circuit shown in FIG. 7 (see FIGS. 17 and 21 ).
  • the first gate conductive layer Gt1 is formed on the semiconductor layer ACT, and the first gate conductive layer Gt1 overlaps with the semiconductor layer ACT to form the first transistor T1, the second transistor T2, the third transistor T3, The fourth transistor T4, the fifth transistor T5, the sixth transistor T6, the seventh transistor T7, the eighth transistor T8, the ninth transistor T9, the tenth transistor T10, the eleventh transistor T11 and the twelfth transistor T12.
  • the first gate conductive layer Gt1 of the light-emitting shift register ERS may be made of the same material as the first gate conductive layer Gt1 of the gate shift register ERS and made in the same layer.
  • the first gate conductive layer Gt1 also includes the gate 235 of each transistor and the first plate of the capacitor in the equivalent circuit shown in FIG. 7 (see FIG. 17 and FIG. 21 ).
  • a first gate insulating layer GI1 is disposed between the semiconductor layer ACT and the first gate conductive layer Gt1 (refer to FIG. 20 ).
  • the first gate insulating layer GI1 of the light-emitting shift register ERS may be made of the same material as the first gate insulating layer GI1 of the gate shift register ERS and made in the same layer.
  • a second gate conductive layer Gt2 is formed on the first gate conductive layer Gt1, and the overlapping portion of the second gate conductive layer Gt2 and the first gate conductive layer Gt1 forms a first capacitor C1 and a second capacitor C2 respectively. and a third capacitor C3.
  • the second gate conductive layer Gt2 of the light-emitting shift register ERS may be made of the same material as the second gate conductive layer Gt2 of the gate shift register ERS and made in the same layer.
  • the second gate conductive layer Gt2 also includes the second plate of the capacitor in the equivalent circuit shown in FIG. 7 (see FIG. 17 ).
  • a second gate insulating layer GI2 is disposed between the first gate conductive layer Gt1 and the second gate conductive layer Gt2 (refer to FIG. 20 ).
  • the second gate insulating layer GI2 of the light-emitting shift register ERS may be made of the same material as the second gate insulating layer GI2 of the gate shift register ERS and made in the same layer.
  • the source-drain conductive layer SD is formed on the second gate conductive layer Gt2, and the source-drain conductive layer SD includes the second light emission initialization signal line ESTV2, the first sub-light emission voltage signal line EVGL1, the second light emission voltage signal line EVGH, the second sub-light emission voltage signal line EVGL2, the first light emission clock signal line ECK, the second light emission clock signal line ECB, and the first light emission initialization signal line ESTV1.
  • the source-drain conductive layer SD of the light-emitting shift register ERS can be made of the same material as the source-drain conductive layer SD of the gate shift register ERS and be fabricated in the same layer.
  • the source-drain conductive layer SD also includes each signal line in the equivalent circuit shown in FIG. 7 (see FIG. 17 ).
  • the electrical connection between each signal line, transistor and capacitor is transferred to the source-drain conductive layer SD through the via hole HL, and the electrical connection is realized through the source-drain conductive layer SD.
  • the via hole HL penetrates through the ILD and the second gate insulating layer GI2 .
  • the semiconductor layer ACT is electrically connected to the source-drain conductive layer SD
  • the via hole HL penetrates through the ILD, the first gate insulating layer GI1 and the second gate insulating layer GI2 .
  • an interlayer dielectric layer ILD is disposed between the source-drain conductive layer SD and the second gate conductive layer Gt2 (refer to FIG. 20 ).
  • the interlayer dielectric layer ILD of the light-emitting shift register ERS can be made of the same material as the interlayer dielectric layer ILD of the gate shift register ERS and can be fabricated on the same layer.
  • FIG. 8 is a timing diagram of the light-emitting shift register ERS shown in FIG. 7 .
  • the input phases P1 - P3 and output phases P2 - P4 of the light-emitting shift register ERS will be described in detail below by taking the transistors as P-type transistors as an example, which does not limit the protection scope of the present disclosure.
  • one or more thin film transistors in the circuit of the gate shift register GRS provided by the embodiments of the present disclosure can also use N-type transistors, and only need to refer to each pole of the selected type of thin film transistors in the embodiment of the present disclosure
  • the poles of the corresponding thin film transistors are connected correspondingly, and the corresponding voltage terminal provides the corresponding high voltage or low voltage.
  • low voltage can make the P-type transistor be turned on, but cannot make the N-type transistor be turned on (that is, the N-type transistor is turned off);
  • high voltage can make the N-type transistor be turned on, but cannot make the N-type transistor turn on.
  • the P-type transistor is turned on (ie, the P-type transistor is turned off).
  • 0 represents a low voltage
  • 1 represents a high voltage
  • the first transistor T1, the third transistor T3, the fifth transistor T5, the sixth transistor T6, the eleventh transistor T11 and the twelfth transistor T12 are all turned on
  • the seventh transistor T7, the eighth transistor T8, the ninth transistor T9, and the tenth transistor T10 are all turned off, and the output terminal OPUT does not output, and the corresponding light-emitting scan signal EM received by the enable signal terminal of the pixel drive circuit 200 is the light-emitting shift
  • the low-voltage light-emitting scan signal EM of the previous frame is stored in the capacitor externally connected between the register RS and the pixel driving circuit 200 to control the corresponding enable signal terminal of the pixel driving circuit 200 to be turned off.
  • the fourth transistor T4, the fifth transistor T5, the sixth transistor T6, the seventh transistor T7, the ninth transistor T9, the eleventh transistor T11 and the twelfth transistor T12 are all turned on, and the first transistor T1, the The second transistor T2, the third transistor T3, the eighth transistor T8 and the tenth transistor T10 are all turned off, and the output terminal OPUT outputs a high-voltage light-emitting scan signal EM to control the corresponding enable signal terminal of the pixel driving circuit 200 to be turned on.
  • the first transistor T1, the third transistor T3, the fifth transistor T5, the sixth transistor T6, the ninth transistor T9, the eleventh transistor T11 and the twelfth transistor T12 are all turned on, and the second transistor T2, the The fourth transistor T4 , the seventh transistor T7 , the eighth transistor T8 and the tenth transistor T10 are all turned off, and the output terminal OPUT outputs a high-voltage light-emitting scanning signal EM to control the corresponding enable signal terminal of the pixel driving circuit 200 to be turned on.
  • the fourth transistor T4, the fifth transistor T5, the sixth transistor T6, the seventh transistor T7, the ninth transistor T9, the eleventh transistor T11 and the twelfth transistor T12 are all turned on, and the first transistor T1, the The second transistor T2, the third transistor T3, the eighth transistor T8 and the tenth transistor T10 are all turned off, and the output terminal OPUT outputs a high-voltage light-emitting scan signal EM to control the corresponding enable signal terminal of the pixel driving circuit 200 to be turned on.
  • the first transistor T1, the third transistor T3, the fifth transistor T5, the sixth transistor T6, the ninth transistor T9, the eleventh transistor T11 and the twelfth transistor T12 are all turned on, and the second transistor T2, the The fourth transistor T4 , the seventh transistor T7 , the eighth transistor T8 and the tenth transistor T10 are all turned off, and the output terminal OPUT outputs a high-voltage light-emitting scanning signal EM to control the corresponding enable signal terminal of the pixel driving circuit 200 to be turned on.
  • the fourth transistor T4, the fifth transistor T5, the sixth transistor T6, the seventh transistor T7, the ninth transistor T9, the eleventh transistor T11 and the twelfth transistor T12 are all turned on, and the first transistor T1, the The second transistor T2, the third transistor T3, the eighth transistor T8 and the tenth transistor T10 are all turned off, and the output terminal OPUT outputs a high-voltage light-emitting scan signal EM to control the corresponding enable signal terminal of the pixel driving circuit 200 to be turned on.
  • the specific implementations of the gate shift register GRS and the light-emitting shift register GRS are not limited to the above-described methods, which can be implemented in any way, such as Conventional connection methods familiar to technicians only need to ensure that the corresponding functions are realized.
  • the above examples do not limit the protection scope of the present disclosure.
  • the display substrate 2 includes a substrate 21 and at least one scan control circuit 100 disposed on the substrate 21 .
  • the scan control circuit 100 is the scan control circuit 100 of any of the above-mentioned embodiments.
  • the display substrate 2 includes two scanning control circuits 100 , the two scanning control circuits 100 are arranged on opposite sides of the display substrate 2 , and the two scanning control circuits 100 are simultaneously driven sequentially from both sides.
  • Each pixel driving circuit 200 is driven on both sides, so as to reduce the load and improve the display effect.
  • each scan control sub-circuit 110 in the scan control circuit 100 includes a gate scan control unit 112 and a light emission scan control unit 113 .
  • the scan control sub-circuit 110 further includes: a plurality of gate initialization signal lines GSTV coupled to the gate scan control unit 112 , a first gate voltage signal line GVGL, a second gate voltage signal line GVGH , the first gate clock signal line GCK and the second gate clock signal line GCB, and a plurality of light emission initialization signal lines ESTV coupled with the light emission scanning control unit 113, at least one first light emission voltage signal line EVGL, the second light emission voltage signal line line EVGH, the first light emission clock signal line ECK, and the second light emission clock signal line ECB.
  • the first gate clock signal line GCK and the second gate clock signal line GCB can refer to the timing diagram of the above-mentioned gate shift register GRS, and this disclosure will not repeat them here;
  • the first light-emitting clock signal line ECK and the second light-emitting clock For the signals transmitted by the signal line ECB, reference may be made to the timing diagram of the above-mentioned light-emitting shift register ERS, and the present disclosure will not repeat them here.
  • the first gate voltage signal line GVGL is configured to transmit a DC working level signal, for example, the first gate voltage signal line GVGL is configured to transmit a low level signal; the second gate voltage signal line GVGH is configured as To transmit a DC non-working level signal, for example, the second gate voltage signal line GVGH is configured to transmit a high level signal.
  • the first light emitting voltage signal line EVGL is configured to transmit a DC working level signal, for example, the first light emitting voltage signal line EVGL is configured to transmit a low voltage signal; the second light emitting voltage signal line EVGH is configured to transmit a DC non- An operation level signal, for example, the second light emitting voltage signal line EVGH is configured to transmit a high voltage signal.
  • the display substrate 2 has a first display area A1 and a second display area A2 arranged side by side along the second direction Y.
  • the scan control circuit 100 includes a first scan control sub-circuit 1101 corresponding to the first display area A1, and a second scan control sub-circuit 1102 corresponding to the second display area A2, the first scan control sub-circuit 1101 includes a first gate scan control unit 1121 , and the second scan control sub-circuit 1102 includes a second gate scan control unit 1122 .
  • the plurality of gate initialization signal lines GSTV include a first gate initialization signal line GSTV1 and a second gate initialization signal line GSTV2.
  • the first gate initialization signal line GSTV1 is coupled to the first gate scanning control unit 1121.
  • the second gate initialization signal line GSTV2 is coupled to the second gate scan control unit 1122 .
  • the second gate initialization signal line GSTV2 along the first direction X, and from the inside of the display area A to the outside, the second gate initialization signal line GSTV2, the second gate voltage signal line GVGH, the first gate voltage signal line GVGL, the first gate clock
  • the signal line GCK, the second gate clock signal line GCB, and the first gate initialization signal line GSTV1 are arranged in sequence, and the first gate scanning control unit 1121 and the second gate scanning control unit 1122 are located between the second gate initialization signal line GSTV2 and the first gate initialization signal line GSTV1. between a gate voltage signal line GVGL.
  • the orthographic projection of the second gate voltage signal line GVGH on the substrate 21 may partly coincide with the orthographic projections of the first capacitor C1 and the second capacitor C2 in the gate shift register GRS on the substrate 21 , and the area where the second gate voltage signal line GVGH overlaps with the first capacitor C1 and the second capacitor C2 in the gate shift register GRS can be directly electrically connected through the via hole HL (see FIG. 19 ), which facilitates wiring layout.
  • the display panel 20 when the gate scan control unit 112 is closer to the corresponding display area A than the light-emitting scan control unit 113 , the display panel 20 further includes a light-emitting test signal line Eout , and the light emitting test signal line Eout extends along the second direction Y, and is located on the side of the second gate initialization signal line GSTV2 close to the display area A.
  • the light-emitting test signal line Eout is configured to transmit a light-emitting test signal in the testing phase to determine whether there is a short circuit or an open circuit.
  • the second gate scanning control unit 1122 includes a multi-stage cascaded second gate shift register arranged in parallel along the second direction Y, and each stage of the second gate shift register The register comprises a second gate input transistor (the first transistor T1 mentioned above in the gate shift register).
  • the second scan control sub-circuit 1102 further includes S second gate initial connection lines 1103 corresponding to the first S stages of second gate shift registers respectively.
  • One end of each second gate initial connection line 1103 is coupled to the second gate initialization signal line GSTV2, and the other end is coupled to the second gate input transistor of the corresponding second gate shift register (the above gate shift register The mentioned first transistor T1) is coupled.
  • S ⁇ 1, and S is an integer.
  • the first gate scanning control unit 1121 includes a multi-stage cascaded first gate shift register arranged in parallel along the second direction Y, and each stage of the first gate shift register
  • the bit register comprises a first gate input transistor (the first transistor T1 mentioned above in the gate shift register).
  • the first gate scan control unit 1121 further includes S first gate initial connection lines 1104, which respectively correspond to the first S stages of first gate shift registers.
  • One end of each first gate initial connection line 1104 is coupled to the first gate initialization signal line GSTV1, and the other end is coupled to the first gate input transistor of the corresponding first gate shift register (the one in the above gate shift register The mentioned first transistor T1) is coupled.
  • the display substrate 2 includes a semiconductor layer ACT, a first gate conductive layer Gt1, a second gate conductive layer Gt2, and a source-drain conductive layer SD sequentially disposed on the substrate 21. .
  • the semiconductor layer ACT includes the active layer 225 of the transistor in the scan control circuit 100
  • the first gate conductive layer Gt1 includes the gate 235 of the transistor in the scan control circuit 100.
  • the second gate conductive layer Gt2 includes the second plate of the capacitor in the scan control circuit 100 .
  • the source-drain conductive layer SD includes the source 265 and the drain 266 of the transistors in the scan control circuit 100 and each signal line in the scan control circuit 100 .
  • the second gate initial connection line 1103 includes at least one first connection segment 251 and at least one second connection segment 221 .
  • At least one first connecting segment 251 is located in the source-drain conductive layer SD, the orthographic projection of the first connecting segment 251 on the substrate 21, and the orthographic projection of any signal line in the second scanning control sub-circuit 1102 on the substrate 21 Homogeneous separation.
  • At least one second connection section 221 is located on the semiconductor layer ACT, and the orthographic projection of the second connection section 221 on the substrate 21 is the same as the orthographic projection of any signal line in the second scanning control sub-circuit 1102 on the substrate 21. phase separation. Wherein, the resistivity of the second connection section 221 is greater than that of the first connection section 251 to reduce the risk of sudden changes in the initialization signal provided by the second gate initialization signal line GSTV2 caused by static electricity generated during the process.
  • the resistivity of the second connection section 221 is greater than that of the first connection section 251 can be controlled by the materials of the semiconductor layer ACT and the source-drain conductive layer SD.
  • the material of the semiconductor layer ACT includes at least one of low temperature polysilicon, single crystal silicon, and metal oxide
  • the source-drain conductive layer SD includes at least one of copper, aluminum, and silver.
  • the first gate initial connection line 1104 includes at least one seventh connection segment 252 and at least one eighth connection segment 222 .
  • At least one seventh connection segment 252 is located in the source-drain conductive layer SD, the orthographic projection of the seventh connection segment 252 on the substrate 21, and the orthographic projection of any signal line in the first scanning control sub-circuit 1101 on the substrate 21 Homogeneous separation.
  • At least one eighth connection section 222 is located on the semiconductor layer ACT, and the orthographic projection of the eighth connection section 222 on the substrate 21 is the same as the orthographic projection of any signal line in the first scan control sub-circuit 1101 on the substrate 21. phase separation. Wherein, the resistivity of the eighth connection section 222 is greater than that of the seventh connection section 252 to reduce the risk of sudden changes in the initialization signal provided by the first gate initialization signal line GSTV1 caused by static electricity generated during the process.
  • the second gate initial connection line 1103 further includes at least one third connection segment 231 .
  • At least one third connection section 231 is located on the first gate conductive layer Gt1 or the second gate conductive layer Gt2, and the orthographic projection of the third connection section 231 on the substrate 21 is connected to the second gate initialization signal line GSTV2 and the second gate voltage signal The orthographic projections on the substrate of at least one of the lines GVGH intersect.
  • at least one third connection section 231 is located on the first gate conductive layer Gt1, and the distance between the source and drain conductive layer SD is relatively long, and the signal transmitted by the third connection section 231 is less disturbed by the parasitic capacitance .
  • FIG. 12 it is illustrated by taking at least one third connection segment 231 located in the first gate conductive layer Gt1 as an example.
  • the second gate initial connection line 1103 includes the first connection segment 251, the second connection segment 221 and the third connection segment 231 connected in sequence, and the orthographic projection of the third connection segment 231 on the substrate 21 corresponds to the second Orthographic projections of the gate voltage signal line GVGH and the second gate initialization signal line GSTV2 on the substrate 21 cross each other.
  • One end of the first connection section 251 away from the third connection section 231 is coupled to the corresponding second gate input transistor (the first transistor T1 mentioned in the gate shift register above), and the third connection section 231 is far away from the first One end of the connection section 251 is coupled to the second gate initialization signal line GSTV2.
  • the third connection section 231 can be made on the first gate conductive layer Gt1 or the second gate conductive layer Gt2, so that the second gate initial connection line 1103 can cross the second gate voltage signal line GVGH and the second gate initialization
  • the signal line GSTV2 realizes electrical connection.
  • the first gate initial connection line 1104 further includes at least one ninth connection segment 232 .
  • At least one ninth connection segment 232 is located on the first gate conductive layer Gt1 or the second gate conductive layer Gt2, the orthographic projection of the ninth connection segment 232 on the substrate 21, and the first gate initialization signal line GSTV1, the first gate clock signal Orthographic projections of at least one of the line GCK and the second gate clock signal line GCB on the substrate 21 intersect.
  • at least one ninth connection segment 232 is located on the first gate conductive layer Gt1, and the distance between the source and drain conductive layer SD is relatively long, and the signal transmitted by the ninth connection segment 232 is less disturbed by parasitic capacitance.
  • FIG. 13 it is illustrated by taking at least one ninth connection segment 232 located in the first gate conductive layer Gt1 as an example.
  • the orthographic projection of the ninth connection section 232 on the substrate 21 is the orthographic projection of the first gate initialization signal line GSTV1, the first gate clock signal line GCK, and the second gate clock signal line GCB on the substrate 21 homogeneous cross.
  • One end of the seventh connection section 252 away from the ninth connection section 232 is coupled to the corresponding first gate input transistor (the first transistor T1 mentioned in the gate shift register above), and the ninth connection section 232 is far away from the seventh connection section 232.
  • One end of the connection section 252 is coupled to the first gate initialization signal line GSTV1.
  • the ninth connection section 232 can be made on the first gate conductive layer Gt1 or the second gate conductive layer Gt2, so that the first gate initial connection line 1104 can cross the first gate clock signal line GCK, the second gate clock signal line GCK, and the second gate clock signal line GCK.
  • the signal line GCB is electrically connected to the first gate initialization signal line GSTV1.
  • connections between the multiple connection segments included in the first gate initial connection line 1104 and the second gate initial connection line 1103 are realized through via holes HL (see FIG. 19 ).
  • the part SD is etched or laser drilled toward the side of the substrate 21 to form a via hole HL.
  • the second gate initial connection line 1103 includes a plurality of sequentially connected connection segments
  • the source-drain conductive layer SD includes a plurality of first connection patterns 257, each first The connection pattern 257 electrically connects two adjacent connection segments of the second gate initial connection line 1103 through the via hole HL.
  • the first gate initial connection line 1104 includes a plurality of connection segments connected in sequence
  • the source-drain conductive layer SD includes a plurality of third connection patterns 259
  • each third connection pattern 259 passes through a via hole.
  • HL (see FIG. 19 ) electrically connects two adjacent connection segments of the first gate initial connection line 1104 .
  • the second gate initial connection line 1103 roughly extends along the first direction X, and is located between two adjacent stages of gate shift registers GRS.
  • the second gate initial connection line 1103 corresponding to the second gate shift register of each stage is located between two adjacent stages of second gate shift registers.
  • the first gate initial connection line 1104 substantially extends along the first direction X. As shown in FIG. Wherein, for the first-stage gate shift register of the first gate scanning control unit 1121, as shown in FIG. The gate shift register is away from the side of the first gate shift register of the last stage.
  • the first gate initial connection line 1104 corresponding to the first gate shift register of each stage is located between the first gate shift registers of two adjacent stages.
  • the second scan control sub-circuit 1102 further includes a plurality of second gate connection lines 253, and the plurality of second gate connection lines 253 are respectively connected to the first S stage Other stages than the second gate shift register correspond.
  • One end of each second gate connection line 253 is coupled to the output terminal OPUT of the second gate shift register of the previous stage, and the other end is coupled to the second gate input transistor of the corresponding second gate shift register.
  • the plurality of second gate connection lines 253 may be located in the source-drain conductive layer SD.
  • the first scan control sub-circuit 1101 further includes a plurality of first gate connection lines 254, and the plurality of first gate connection lines 254 are respectively connected to the first S stage Other stages than the first gate shift register correspond.
  • One end of each first gate connection line 254 is coupled to the output terminal OPUT of the upper-stage first gate shift register, and the other end is coupled to the first gate input transistor of the corresponding first gate shift register.
  • the plurality of first gate connection lines 254 may be located in the source-drain conductive layer SD.
  • the scan control circuit 100 includes a first light emission control subcircuit 1105 corresponding to the first display area A1, and a second light emission control subcircuit 1105 corresponding to the second display area A2.
  • the plurality of light emission initialization signal lines ESTV includes a first light emission initialization signal line ESTV1 and a second light emission initialization signal line ESTV2, the first light emission initialization signal line ESTV1 is coupled to the first light emission scanning control unit 1131, and the second light emission initialization signal line ESTV1 is coupled to the first light emission scanning control unit 1131.
  • the light emission initialization signal line ESTV2 is coupled to the second light emission scanning control unit 1132 .
  • the at least one first light emission voltage signal line EVGL includes a first sub light emission voltage signal line EVGL1 and a second sub light emission voltage signal line EVGL2.
  • the second light emission initialization signal line ESTV2 As shown in Figure 17, along the first direction X, and from the inside of the display area A to the outside (in the opposite direction of X in Figure 17), the second light emission initialization signal line ESTV2, the first sub light emission voltage signal line EVGL1, the second The emission voltage signal line EVGH, the second sub-emission voltage signal line EVGL2, the first emission clock signal line ECK, the second emission clock signal line ECB, and the first emission initialization signal line ESTV1 are arranged in sequence, and the first emission scanning control unit 1131 and The second light emission scanning control unit 1132 is located between the first sub light emission voltage signal line EVGL1 and the first light emission clock signal line ECK.
  • the orthographic projection of the second sub-luminescence voltage signal line EVGL2 on the substrate 21 may partially overlap with the orthographic projection of the second capacitor C2 in the luminescence shift register ERS on the substrate 21, and the second sub- The area where the light-emitting voltage signal line EVGL2 overlaps with the second capacitor C2 in the light-emitting shift register ERS can be electrically connected directly through the via hole HL (see FIG. 20 ), which facilitates wiring arrangement.
  • the orthographic projection of the second luminescence voltage signal line EVGH on the substrate 21 may overlap with the orthographic projection of the third capacitor C3 in the luminescence shift register ERS on the substrate 21, and the second luminescence voltage signal line EVGH
  • the area overlapping with the third capacitor C3 in the light-emitting shift register ERS can be electrically connected directly through the via hole HL (see FIG. 20 ), which facilitates wiring arrangement.
  • the second light-emitting scanning control unit 1132 includes a multi-stage cascaded second light-emitting shift register arranged in parallel along the second direction Y, and each stage of the second light-emitting shift register includes a second light-emitting shift register.
  • Two light input transistors the first transistor T1 mentioned above in the light shift register).
  • the second light emission control sub-circuit 1106 further includes S second light emission initial connection lines 1107, corresponding to the first S stages of second light emission shift registers respectively.
  • One end of each second light-emitting initial connection line 1107 is coupled to the second light-emitting initialization signal line ESTV2, and the other end is coupled to the second light-emitting input transistor of the corresponding second light-emitting shift register (mentioned in the light-emitting shift register above.
  • the first transistor T1) is coupled.
  • the first light-emitting scanning control unit 1131 includes a multi-stage cascaded first light-emitting shift register arranged in parallel along the second direction Y, and each stage of the first light-emitting shift register includes a first light-emitting shift register.
  • Input transistor the first transistor T1 mentioned above in the light shift register.
  • the first light-emitting scanning control unit 1131 further includes S first light-emitting initial connection lines 1108 , which respectively correspond to the first S-stage first light-emitting shift registers.
  • One end of each first light-emitting initial connection line 1108 is coupled to the first light-emitting initialization signal line ESTV1, and the other end is coupled to the first light-emitting input transistor of the corresponding first light-emitting shift register (mentioned in the light-emitting shift register above.
  • the first transistor T1) is coupled.
  • S ⁇ 1, and S is an integer.
  • the second light-emitting initial connection line 1107 includes at least one fourth connection segment 255 and at least one fifth connection segment 223 .
  • At least one fourth connection segment 255 is located in the source-drain conductive layer SD, the orthographic projection of the fourth connection segment 255 on the substrate 21, and the orthographic projection of any signal line in the second light emission control sub-circuit 1106 on the substrate 21 Homogeneous separation.
  • At least one fifth connection section 223 is located on the semiconductor layer ACT, and the orthographic projection of the fifth connection section 223 on the substrate 21 is the same as the orthographic projection of any signal line in the second light emission control sub-circuit 1106 on the substrate 21. phase separation. Wherein, the resistivity of the fifth connection section 223 is greater than that of the fourth connection section 255 to reduce the risk of sudden changes in the initialization signal provided by the second light emission initialization signal line ESTV2 caused by static electricity generated during the process.
  • the resistivity of the fifth connection section 223 is greater than that of the fourth connection section 255 can be realized by the materials of the semiconductor layer ACT and the source-drain conductive layer SD.
  • the material of the semiconductor layer ACT includes at least one of low-temperature polysilicon, single crystal silicon, and metal oxide
  • the source-drain conductive layer SD includes at least one of copper, aluminum, and silver.
  • the first light-emitting initial connection line 1108 includes at least one tenth connection segment 256 and at least one eleventh connection segment 224 .
  • At least one tenth connection segment 256 is located in the source-drain conductive layer SD, the orthographic projection of the tenth connection segment 256 on the substrate 21, and the orthographic projection of any signal line in the first scanning control sub-circuit 1101 on the substrate 21 Homogeneous separation.
  • At least one eleventh connecting section 224 is located on the semiconductor layer ACT, and the orthographic projection of the eleventh connecting section 224 on the substrate 21 is the orthographic projection of any signal line in the first scanning control sub-circuit 1101 on the substrate 21.
  • the projections are homogeneously separated.
  • the resistivity of the eleventh connection section 224 is greater than that of the tenth connection section 256 to reduce the risk of sudden changes in the initialization signal provided by the first light emission initialization signal line ESTV1 caused by static electricity generated during the process.
  • the above-mentioned second light-emitting initial connection line 1107 further includes at least one sixth connection segment 233, and at least one sixth connection segment 233 is located on the first gate conductive layer Gt1 or the second gate conductive layer Gt1.
  • At least one sixth connection section 233 is located in the first gate conductive layer Gt1, and the distance between the source and drain conductive layer SD is relatively long, and the signal transmitted by the sixth connection section 233 is less disturbed by parasitic capacitance.
  • FIG. 17 it is illustrated by taking at least one sixth connection segment 233 located in the first gate conductive layer Gt1 as an example.
  • the second light-emitting initial connection line 1107 includes the fourth connection segment 255 , the first sixth connection segment 2331 , the fifth connection segment 223 and the second sixth connection segment connected in sequence.
  • Connection section 2332 the orthographic projection of the first sixth connection section 2331 on the substrate 21 intersects the orthographic projection of the second light emission voltage signal line EVGH on the substrate 21; the second sixth connection section 2332 is on the substrate 21 The orthographic projection on the substrate 21 intersects the orthographic projections of the first sub-emission voltage signal line EVGL1 and the second emission initialization signal line ESTV2 on the substrate 21 .
  • One end of the fourth connection section 255 away from the second sixth connection section 2332 is coupled to the corresponding second light-emitting input transistor (the first transistor T1 mentioned in the light-emitting shift register above), and the second sixth connection section The end of 2332 away from the fourth connection section 255 is coupled to the second light emission initiation signal line ESTV2.
  • two sixth connection sections 233 can be made on the first gate conductive layer Gt1 or the second gate conductive layer Gt2, so that the second gate initial connection line 1103 can cross the second light emission voltage signal line EVGH, the first The sub light emission voltage signal line EVGL1 is electrically connected to the second light emission initiation signal line ESTV2.
  • the above-mentioned first light-emitting initial connection line 1108 further includes at least one twelfth connection section 234 .
  • At least one twelfth connection section 234 is located on the first gate conductive layer Gt1 or the second gate conductive layer Gt2, and the orthographic projection of the twelfth connection section 234 on the substrate 21 is connected to the first light emission initialization signal line ESTV1 and the first light emission initialization signal line ESTV1.
  • Orthographic projections of at least one of the clock signal line ECK, the second light emission clock signal line ECB, and the second sub light emission voltage signal line EVGL2 on the substrate 21 intersect.
  • At least one twelfth connection section 234 is located in the first gate conductive layer Gt1, and the distance between the source and drain conductive layer SD is relatively long, and the signal transmitted by the twelfth connection section 234 is interfered by the parasitic capacitance smaller.
  • at least one twelfth connection segment 234 is located on the first gate conductive layer Gt1 as an example for illustration.
  • the orthographic projection of the twelfth connection section 234 on the substrate 21 is related to the first light emission initialization signal line ESTV1 , the first light emission clock signal line ECK, the second light emission clock signal line ECB,
  • the orthographic projections of the second sub-luminescence voltage signal lines EVGL2 on the substrate 21 all intersect each other.
  • One end of the tenth connection section 256 away from the twelfth connection section 234 is coupled to the corresponding first light-emitting input transistor (the first transistor T1 mentioned in the light-emitting shift register above), and the twelfth connection section 234 is far away from the tenth connection section.
  • One end of the connection section 256 is coupled to the first light emission initialization signal line ESTV1.
  • the twelfth connection segment 234 can be made on the first gate conductive layer Gt1 or the second gate conductive layer Gt2, so that the first light-emitting initial connection line 1108 can cross the second sub-light-emitting voltage signal line EVGL2, the first The light emission clock signal line ECK, the second light emission clock signal line ECB and the first light emission initialization signal line ESTV1 are electrically connected.
  • connection between the multiple connecting segments included in the first initial light-emitting connection line 1108 and the second initial light-emitting connection line 1107 is realized through the via hole HL (see FIG. 20 ).
  • the part SD is etched or laser drilled toward the side of the substrate 21 to form a via hole HL.
  • the second light-emitting initial connection line 1107 includes a plurality of sequentially connected connection segments
  • the source-drain conductive layer SD includes a plurality of second connection patterns 258, each The second connection pattern 258 electrically connects two adjacent connection segments of the second initial light-emitting connection line 1107 through the via hole HL.
  • the first light-emitting initial connection line 1108 includes a plurality of sequentially connected connection segments
  • the source-drain conductive layer SD includes a plurality of fourth connection patterns 260
  • each fourth connection pattern 260 passes through The via hole HL (see FIG. 20 ) electrically connects two adjacent connection segments of the first light-emitting initial connection line 1108 .
  • the second light-emitting initial connection line 1107 roughly extends along the first direction X, and is located between two adjacent stages of light-emitting shift registers ERS.
  • first-stage second light-emitting shift register of the second light-emitting scanning control unit 1132 its corresponding second light-emitting initial connection line 1107 is located in the last stage of the first light-emitting shift register and the first light-emitting shift register of the first light-emitting scanning control unit 1131. Between the second light-emitting shift registers of the first stage of the second light-emitting scanning control unit 1132 .
  • the remaining S-1 stage second The second light-emitting initial connection line 1107 corresponding to the light-emitting shift register is located between two adjacent stages of the second light-emitting shift register.
  • the first light-emitting initial connection line 1108 roughly extends along the first direction X.
  • the corresponding first light-emitting initial connection line 1108 is located far away from the first-stage light-emitting shift register of the first light-emitting scanning control unit 1131. One side of an illuminated shift register.
  • first S-stage first light-emitting shift registers of the first light-emitting scanning control unit 1131 are coupled to the first light-emission initialization signal line ESTV1, except for the first-stage first light-emitting shift registers, the remaining S-1 stage first
  • the first light-emitting initial connection line 1108 corresponding to the light-emitting shift register is located between two adjacent stages of the first light-emitting shift register.
  • the second scan control subcircuit 1102 further includes a plurality of second light-emitting connection lines 261 , respectively connected to the second light-emitting shift registers of other stages except the first S stage. correspond.
  • One end of each second light-emitting connection line 261 is coupled to the output terminal OPUT of the upper-stage second light-emitting shift register, and the other end is coupled to the second light-emitting input transistor of the corresponding second light-emitting shift register.
  • the second light-emitting connection line 261 may include at least one thirteenth connection section 262 and at least one fourteenth connection section 241 .
  • the thirteenth connection section 262 is located in the source-drain conductive layer SD, the orthographic projection of the thirteenth connection section 262 on the substrate 21, and the orthographic projection of any signal line in the second scanning control sub-circuit 1101 on the substrate 21 Homogeneous separation.
  • the fourteenth connection section 241 is located on the first gate conductive layer Gt1 or the second gate conductive layer Gt2, and the orthographic projection of the fourteenth connection section 241 on the substrate 21 is the same as that of the second light emission voltage signal line EVGH on the substrate 21. Both the orthographic projection and the orthographic projection of the signal line coupled to the gate scanning control unit 112 on the substrate 21 intersect. In FIG. 17 , it is illustrated by taking the fourteenth connection segment 241 located in the second gate conductive layer Gt2 as an example.
  • one end of the thirteenth connection section 262 away from the fourteenth connection section 241 is coupled to the second light-emitting input transistor of the corresponding second light-emitting shift register, and the fourteenth connection section 241 is connected to the upper-stage second light-emitting shift register.
  • the output terminal OPUT of the register is coupled.
  • connection section 241 also crosses over the gate scanning unit to be electrically connected with the pixel driving circuit.
  • the first scan control sub-circuit 1101 further includes a plurality of first light-emitting connection lines 263, and the plurality of first light-emitting connection lines 263 are respectively connected to the The other stages correspond to the first light-emitting shift register.
  • One end of each first light-emitting connection line 263 is coupled to the output terminal OPUT of the upper-stage first light-emitting shift register, and the other end is coupled to the first light-emitting input transistor of the corresponding first light-emitting shift register.
  • the second light-emitting connecting line 263 may include at least one fifteenth connecting segment 264 and at least one sixteenth connecting segment 242 .
  • the fifteenth connection section 264 is located in the source-drain conductive layer SD, the orthographic projection of the fifteenth connection section 264 on the substrate 21, and the orthographic projection of any signal line in the second scanning control sub-circuit 1101 on the substrate 21 Homogeneous separation.
  • the sixteenth connection section 242 is located on the first gate conductive layer Gt1 or the second gate conductive layer Gt2, and the orthographic projection of the sixteenth connection section 242 on the substrate 21 is the same as that of the second light emitting voltage signal line EVGH on the substrate 21. Both the orthographic projection and the orthographic projection of the signal line coupled to the gate scanning control unit 112 on the substrate 21 intersect. In FIG. 18 , it is illustrated by taking the sixteenth connecting segment 242 located in the second gate conductive layer Gt2 as an example.
  • one end of the fifteenth connection section 264 away from the sixteenth connection section 242 is coupled to the second light-emitting input transistor of the corresponding second light-emitting shift register, and the sixteenth connection section 242 is connected to the upper-stage second light-emitting shift register.
  • the output terminal OPUT of the register is coupled.
  • connection section 242 also crosses the gate scanning control unit 122 and is coupled to the corresponding pixel driving circuit 200 .
  • the display panel 20 includes the display substrate 2 and the control integrated circuit 3 according to any of the above-mentioned embodiments.
  • the control integrated circuit 3 may be a timing control chip.
  • control integrated circuit 3 is coupled to a plurality of initialization signal lines STV in the scan control circuit 100 of the display substrate 2 .
  • the control integrated circuit 3 is configured to transmit the first initialization signal to the initialization signal line STV corresponding to the display area A that does not need to be displayed, so that the scanning control sub-circuit 110 corresponding to the display area A that does not need to be displayed is turned off;
  • the initialization signal line STV corresponding to the displayed display area A transmits the second initialization signal, so that the scanning control sub-circuit 110 corresponding to the displayed display area A is turned on.
  • the initialization signal line STV corresponding to the next display area A is the same as the signal output by the last output terminal OPUT of the scan control sub-circuit 110 corresponding to the previous display area A, so as to realize common display of two adjacent display areas A.
  • the display device 1 includes a display panel 20 according to any one of the above-mentioned embodiments.
  • the display device 1 can be folded along the boundary line between adjacent display areas A. As shown in FIG. 1
  • Some embodiments of the present disclosure also provide a driving method for a scan control circuit, which is applied to the scan control circuit of any of the above embodiments. As shown in FIG. 22, the driving method includes S1 and S2.
  • the initialization signal line STV coupled to the scan control sub-circuit 110 corresponding to the target display area provides the first initialization signal to the scan control sub-circuit 110, so that The scan control subcircuit 110 is turned off.
  • the signal input terminal of the first transistor of the first-stage shift register of the scan control sub-circuit 110 corresponding to the target display area is closed under the control of the first initialization signal, so that the corresponding scan control sub-circuit 110 closure.
  • the initialization signal line STV coupled to the scan control sub-circuit 110 corresponding to the target display area provides a second initialization signal to the scan control sub-circuit 110, so that the scan control sub-circuit 110 Open.
  • the signal input terminal of the first transistor of the first-stage shift register of the scan control sub-circuit 110 corresponding to the target display area is opened under the control of the second initialization signal, so that the corresponding scan control sub-circuit 110 Open.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

Un circuit de commande de balayage est appliqué à un panneau d'affichage qui comprend un nombre Q de zones d'affichage. Le circuit de commande de balayage comprend Q lignes de signal d'initialisation de grille, Q lignes de signal d'initialisation d'émission de lumière, et Q sous-circuits de commande de balayage. Chaque sous-circuit de commande de balayage correspond à une zone d'affichage, le sous-circuit de commande de balayage comprenant une unité de commande de balayage d'électrode de grille et une unité de commande de balayage d'émission de lumière, chaque unité de commande de balayage d'électrode de grille étant couplée à une ligne de signal d'initialisation de grille, et l'unité de commande de balayage d'électrode de grille étant conçue pour s'ouvrir ou se fermer sous la commande d'un signal d'initialisation de grille provenant de la ligne de signal d'initialisation de grille, de façon à exciter une zone d'affichage correspondante pour qu'elle effectue ou non un affichage. Chaque unité de commande de balayage d'émission de lumière est couplée à une ligne de signal d'initialisation d'émission de lumière, et l'unité de commande de balayage d'émission de lumière est conçue pour s'ouvrir ou se fermer sous la commande d'un signal d'initialisation d'émission de lumière provenant de la ligne de signal d'initialisation d'émission de lumière, de façon à exciter une zone d'affichage correspondante pour qu'elle effectue ou non un affichage.
PCT/CN2021/120499 2021-09-24 2021-09-24 Circuit de commande de balayage et procédé d'attaque, substrat d'affichage, panneau d'affichage et appareil WO2023044829A1 (fr)

Priority Applications (3)

Application Number Priority Date Filing Date Title
CN202180002659.9A CN116171469A (zh) 2021-09-24 2021-09-24 扫描控制电路及驱动方法、显示基板、显示面板及装置
PCT/CN2021/120499 WO2023044829A1 (fr) 2021-09-24 2021-09-24 Circuit de commande de balayage et procédé d'attaque, substrat d'affichage, panneau d'affichage et appareil
GBGB2315942.9A GB202315942D0 (en) 2021-09-24 2023-09-24 Scan control circuit and driving method, display substrate, display panel and apparatus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2021/120499 WO2023044829A1 (fr) 2021-09-24 2021-09-24 Circuit de commande de balayage et procédé d'attaque, substrat d'affichage, panneau d'affichage et appareil

Publications (1)

Publication Number Publication Date
WO2023044829A1 true WO2023044829A1 (fr) 2023-03-30

Family

ID=85719844

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2021/120499 WO2023044829A1 (fr) 2021-09-24 2021-09-24 Circuit de commande de balayage et procédé d'attaque, substrat d'affichage, panneau d'affichage et appareil

Country Status (3)

Country Link
CN (1) CN116171469A (fr)
GB (1) GB202315942D0 (fr)
WO (1) WO2023044829A1 (fr)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106205449A (zh) * 2014-10-16 2016-12-07 三星显示有限公司 显示装置、驱动显示面板的方法及用于显示装置的驱动器
CN112309326A (zh) * 2019-07-26 2021-02-02 三星显示有限公司 执行多频驱动的显示装置
CN112449712A (zh) * 2019-07-01 2021-03-05 京东方科技集团股份有限公司 显示面板及其显示驱动方法、显示装置

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106205449A (zh) * 2014-10-16 2016-12-07 三星显示有限公司 显示装置、驱动显示面板的方法及用于显示装置的驱动器
CN112449712A (zh) * 2019-07-01 2021-03-05 京东方科技集团股份有限公司 显示面板及其显示驱动方法、显示装置
CN112309326A (zh) * 2019-07-26 2021-02-02 三星显示有限公司 执行多频驱动的显示装置

Also Published As

Publication number Publication date
CN116171469A (zh) 2023-05-26
GB202315942D0 (en) 2023-11-29

Similar Documents

Publication Publication Date Title
WO2021103604A1 (fr) Panneau d'affichage et son procédé de fabrication, et dispositif d'affichage
US10157572B2 (en) Pixel driver circuitry for a display device
US11810504B2 (en) Display substrate and display device
US11393893B2 (en) Display device
US11538417B2 (en) Light emission control shift register and method thereof, gate driving circuit, and display device
US11776481B2 (en) Display substrate and manufacture method thereof, and display device
US11600689B2 (en) Display substrate having a varying width power supply wire, display panel and display device having the same
WO2021203422A1 (fr) Substrat d'affichage et procédé de fabrication associé, et dispositif d'affichage
WO2021189335A1 (fr) Panneau d'affichage et dispositif d'affichage
WO2022095665A1 (fr) Substrat d'affichage et dispositif d'affichage
WO2022151834A1 (fr) Écran d'affichage et dispositif d'affichage
WO2021253392A1 (fr) Substrat d'affichage et son procédé de fabrication, et dispositif d'affichage
WO2021217413A1 (fr) Substrat d'affichage et dispositif d'affichage
WO2019227939A1 (fr) Unité de registre à décalage, structure de circuit, circuit de commande de grille, circuit de commande et dispositif d'affichage
WO2024082964A1 (fr) Substrat d'affichage et son procédé de fabrication, et dispositif d'affichage
WO2024046040A1 (fr) Écran d'affichage et appareil d'affichage
WO2023044829A1 (fr) Circuit de commande de balayage et procédé d'attaque, substrat d'affichage, panneau d'affichage et appareil
US10522087B2 (en) Display having gate driver bootstrapping circuitry with enhanced-efficiency
US11670643B2 (en) Driving backplane, display panel and display device
WO2024020867A1 (fr) Substrat d'affichage et son procédé de travail, et dispositif d'affichage
WO2023123237A1 (fr) Unité de pixel, substrat matriciel et panneau d'affichage
WO2023173411A1 (fr) Circuit d'attaque de pixel et procédé d'attaque associé, et dispositif d'affichage
WO2024007313A1 (fr) Écran d'affichage et appareil d'affichage
WO2023240465A1 (fr) Panneau d'affichage et dispositif d'affichage
US20220310664A1 (en) Display substrate and method for manufacturing the same

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 21957952

Country of ref document: EP

Kind code of ref document: A1