WO2022222517A1 - 一种管理系统、处理芯片、装置、设备及方法 - Google Patents

一种管理系统、处理芯片、装置、设备及方法 Download PDF

Info

Publication number
WO2022222517A1
WO2022222517A1 PCT/CN2021/139231 CN2021139231W WO2022222517A1 WO 2022222517 A1 WO2022222517 A1 WO 2022222517A1 CN 2021139231 W CN2021139231 W CN 2021139231W WO 2022222517 A1 WO2022222517 A1 WO 2022222517A1
Authority
WO
WIPO (PCT)
Prior art keywords
protocol
message
packet
type
processor
Prior art date
Application number
PCT/CN2021/139231
Other languages
English (en)
French (fr)
Inventor
李宏
纪长志
张昆
Original Assignee
华为技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 华为技术有限公司 filed Critical 华为技术有限公司
Priority to EP21937739.7A priority Critical patent/EP4318250A1/en
Publication of WO2022222517A1 publication Critical patent/WO2022222517A1/zh
Priority to US18/490,958 priority patent/US20240045827A1/en

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/40Bus structure
    • G06F13/4004Coupling between buses
    • G06F13/4027Coupling between buses using bus bridges
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/42Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/42Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4221Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/16Handling requests for interconnection or transfer for access to memory bus
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/16Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668Details of memory controller
    • G06F13/1684Details of memory controller using multiple buses
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2213/00Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F2213/0026PCI express
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2213/00Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F2213/0042Universal serial bus [USB]

Definitions

  • the present application relates to the field of information technology (Information Technology, IT), and in particular, to a management system, processing chip, apparatus, device and method.
  • Information Technology IT
  • IT Information Technology
  • BMC Baseboard Manager Controller
  • the management channel interface between the BMC and the processor includes a system management bus (System Management Bus, SMBUS) and a low pin bus (Low Pin Count Bus, LPC) and so on.
  • SMBUS System Management Bus
  • LPC Low Pin Count Bus
  • Messages including management data of the Keyboard Controller Style (KCS) or Block Transfer (BT) or Mailbox (MAILBOX) protocols are currently transmitted over the LPC channel.
  • KCS Keyboard Controller Style
  • BT Block Transfer
  • MAILBOX Mailbox
  • LPC is a low-speed bus, and only using the LPC channel for transmission can no longer meet the growing demand for out-of-band management of large amounts of data transmission.
  • the embodiments of the present application provide a management system, a processing chip, an apparatus, a device, and a method, which can convert a first protocol packet including the first management data of the system into a second protocol packet through a processor in the management system,
  • the second protocol message is sent through the data bus between the processor and the BMC in the management system, especially, the protocol type of the second protocol message is the transmission protocol type of the data bus, and the protocol type of the first protocol message
  • the protocol type of the second protocol packet is different, and the transmission rate of the first protocol packet is lower than the transmission rate of the second protocol packet, so that the transmission rate of the packet including the first management data can be increased, and the Limit the bus type of the data bus, and improve the flexibility of data transmission through the data bus, convert the message including management data into a higher transmission rate message, and pass the bus that supports the higher transmission rate message It can meet the needs of a large number of management data transmission in the management system.
  • an embodiment of the present application provides a management system, including: a processor and a BMC, and a data bus for data transmission is included between the processor and the BMC; A protocol packet is converted into a second protocol packet, and the second protocol packet is sent through the data bus, wherein the protocol type of the second protocol packet is the transmission protocol type of the data bus, and the protocol type of the first protocol packet is the same as that of the first protocol packet.
  • the protocol types of the two protocol packets are different, and the transmission rate of the first protocol packet is lower than the transmission rate of the second protocol packet; the BMC is configured to receive the second protocol packet from the data bus according to the first instruction.
  • the processor when the processor sends data to the BMC, the processor is responsible for protocol conversion and sending the protocol-converted message to the BMC through the data bus, wherein the protocol conversion is to convert the first protocol message of the system's first management data Converted into a second protocol message that conforms to the transmission protocol type of the data bus and has a faster transmission rate, which satisfies to the greatest extent the demand for large-scale management data transmission in the management system.
  • processors involved in this application may be bridge chips, central processing units (central processing units, CPU for short), graphics processing units (graphics processing units, GPU), network processors (Neural-network Processing Unit, NPU) , Field Programmable Gate Array (FPGA) or Application Specific Integrated Circuit (ASIC) and other chips.
  • the BMC involved in this application may be chips such as CPU, ASIC, or FPGA.
  • the protocol type of the first protocol message may include one or more of the BT protocol type, the KCS protocol type and the MAILBOX protocol type; the protocol type of the second protocol message may include high-speed peripheral component interconnect (Peripheral component interconnect express, PCIe ) transmission protocol type and at least one of the universal serial bus (Universal Serial Bus, USB) transmission protocol type.
  • PCIe peripheral component interconnect express
  • USB Universal Serial Bus
  • the processor and the BMC further include a control bus for the control management system to transmit data through the data bus.
  • the processing between the processor and the BMC may also include a control bus, so that the processor can send instructions to the BMC through the control bus to control the data processing by the management system through the data bus. transmission, improving the efficiency of data transmission.
  • the first instruction is an instruction sent by the processor to the BMC through the control bus, or a periodic instruction generated by the BMC itself; wherein, the control bus is a communication between the processor and the BMC for the control management system to pass Data bus A bus for data transfer.
  • the instruction sent by the processor to the BMC through the control bus may be an interrupt signal.
  • the BMC can receive the data sent by the processor through the instructions sent by the processor to the BMC through the control bus, and can also receive the data sent by the processor according to the periodic instructions generated by the BMC itself, which improves data reception. flexibility.
  • the BMC is further configured to convert the received second protocol packet into a third protocol packet, and obtain the first management data from the third protocol packet, wherein the third protocol packet
  • the protocol type of the message is the same as the protocol type of the first protocol message.
  • the BMC after the BMC receives the second protocol packet, it also needs to convert the received second protocol packet into a third protocol packet, that is, from a protocol packet with a high transmission rate to a Only the protocol packets with low transmission rate can obtain the first management data of the system.
  • the BMC is further configured to convert the fourth protocol packet including the second management data of the system into the fifth protocol packet, and send the fifth protocol packet through the data bus, wherein the fourth protocol packet is The protocol type of the message is different from that of the fifth protocol message, and the transmission rate of the fourth protocol message is lower than the transmission rate of the fifth protocol message;
  • the processor is configured to receive the fifth protocol from the data bus according to the second instruction message, wherein the second instruction is: an instruction sent by the BMC to the processor through the control bus, or a periodic instruction generated by the processor itself; the processor is also used to convert the received fifth protocol message into the sixth protocol message, and obtain the second management data from the sixth protocol message, where the protocol type of the sixth protocol message is the same as the protocol type of the fourth protocol message.
  • the BMC when the BMC sends data to the processor, the BMC is responsible for converting a protocol message with a low transmission rate to a protocol message with a high transmission rate, and sends the converted protocol message to the processor through the data bus.
  • the processor is responsible for converting a protocol message with a high transmission rate to a protocol message with a low transmission rate to obtain second management data, which realizes bidirectional data transmission between the processor and the BMC.
  • the protocol type of the fourth protocol packet may include one or more of BT protocol type, KCS protocol type and MAILBOX protocol type; the protocol type of the fifth protocol packet may include PCIe transmission protocol type and USB At least one of the transport protocol types.
  • the instruction sent by the BMC to the processor through the control bus may be an interrupt signal.
  • the data bus includes at least one of high-speed peripheral component interconnect PCIe and universal serial bus USB.
  • the data bus that can be used in the embodiments of the present application may be PCIe, USB, or other buses.
  • the message transmission rate on the PCIe or USB bus is much higher than that on the LPC or SMBUS bus, which can greatly improve the transmission efficiency of management data in the management system.
  • the protocol type of the first protocol packet includes: one or more of a BT protocol type, a KCS protocol type, and a MAILBOX protocol type.
  • the data that can be processed by this embodiment of the present application is data of the BT protocol type, can also be the data of the KCS protocol type, and can also be the data of the MAILBOX protocol type.
  • an embodiment of the present application provides a processing chip, including: a processor core, a message conversion circuit, and a data bus interface circuit; the message conversion circuit is configured to convert a first protocol message including first management data into a second protocol message; the data bus interface circuit is used to send the second protocol message; wherein, the protocol type of the second protocol message is the transmission protocol type of the data bus interface circuit, and the protocol type of the first protocol message is the same as that of the first protocol message.
  • the protocol types of the two protocol packets are different, and the transmission rate of the first protocol packet is lower than the transmission rate of the second protocol packet.
  • the message conversion circuit in the embodiment of the present application is responsible for protocol conversion, and the data bus interface circuit is responsible for sending the message after the protocol conversion, wherein the protocol conversion is to convert the first protocol message of the first management data of the system into a second protocol message that conforms to the transmission protocol type of the data bus and has a faster transmission rate, which satisfies to the greatest extent the requirement for a large number of management data transmissions in the management system.
  • the processing chip in this embodiment of the present application may include two chips, a processor and a BMC.
  • the processor converts the first protocol packet of the first management data into the second protocol packet through its own packet conversion circuit, and sends the second protocol packet through its own data bus interface circuit.
  • the fifth protocol message from the BMC can also be received through its own data bus interface circuit.
  • the fifth protocol message is the fourth protocol message that the BMC converts including the second management data of the system through its own message conversion circuit and the processor converts the fifth protocol message into the sixth protocol message through its own message conversion circuit, and obtains the second management data from the sixth protocol message, wherein the sixth protocol message
  • the protocol type of the message is the same as that of the fourth protocol message.
  • the BMC can also convert the second protocol message into a third protocol message through its own message conversion circuit, and convert the second protocol message into a third protocol message through its own message conversion circuit.
  • the first management data is obtained from three protocol packets, wherein the protocol type of the third protocol packet is the same as the protocol type of the first protocol packet;
  • the fourth protocol message of the management data is converted into the fifth protocol message, and the fifth protocol message is sent through its own data bus interface circuit, wherein the protocol type of the fourth protocol message is different from that of the fifth protocol message. , and the transmission rate of the fourth protocol packet is lower than the transmission rate of the fifth protocol packet.
  • the protocol type of the first protocol packet may include one or more of BT protocol type, KCS protocol type and MAILBOX protocol type;
  • the protocol type of the second protocol packet may include PCIe transmission protocol type and USB At least one of the transmission protocol types;
  • the protocol type of the fourth protocol packet may include one or more of the BT protocol type, the KCS protocol type and the MAILBOX protocol type;
  • the protocol type of the fifth protocol packet may include PCIe At least one of the transmission protocol type of the USB and the transmission protocol type of the USB.
  • the processing chip further includes a control bus circuit; the control bus circuit is configured to send a first instruction, where the first instruction is used to instruct to receive a second protocol packet.
  • the processing chip in this embodiment of the present application may include two chips, a processor and a BMC.
  • the processor may use its own control bus circuit to send an instruction for instructing to receive the second protocol packet.
  • the instruction can be an interrupt signal.
  • the BMC can use its own control bus circuit to send an instruction for instructing to receive the fifth protocol message.
  • the instruction can be an interrupt signal.
  • the message conversion circuit is further configured to generate a first instruction, where the first instruction is used to instruct to receive the second protocol message.
  • the processing chip in this embodiment of the present application may include two chips, a processor and a BMC.
  • the processor may use its own packet conversion circuit to generate an instruction for instructing to receive the second protocol packet.
  • the BMC can use its own message conversion circuit to generate an instruction for instructing to receive the fifth protocol message.
  • the data bus interface circuit includes at least one of a PCIe interface circuit and a USB interface circuit.
  • the data bus interface circuit that can be used in the embodiments of the present application may be a PCIe interface circuit, a USB interface circuit, or other bus interface circuits.
  • the message transmission rate on the PCIe or USB bus is much higher than that on the LPC or SMBUS bus, which can greatly improve the transmission efficiency of management data in the management system.
  • the protocol type of the first protocol packet includes: one or more of a BT protocol type, a KCS protocol type, and a MAILBOX protocol type.
  • an embodiment of the present application provides a message processing device, including: a message conversion module and a message sending module; the message conversion module is configured to convert a first protocol message including first management data into a first protocol message Two protocol packets; the packet sending module is used to send the second protocol packet; wherein, the protocol type of the second protocol packet is the protocol type supported by the packet sending module, and the protocol type of the first protocol packet is the same as that of the second protocol packet.
  • the protocol types of the protocol packets are different, and the transmission rate of the first protocol packet is lower than the transmission rate of the second protocol packet.
  • the message conversion module in the embodiment of the present application is responsible for protocol conversion, and the message sending module is responsible for sending the message after the protocol conversion, wherein the protocol conversion is to convert the first protocol message of the first management data of the system into a second protocol message that conforms to the transmission protocol type of the data bus and has a faster transmission rate, which satisfies to the greatest extent the requirement for a large number of management data transmissions in the management system.
  • the message conversion module in the embodiment of the present application may be a software module or a hardware module.
  • the packet processing apparatus in this embodiment of the present application may include two processing apparatuses, a processor and a BMC.
  • the processor converts the first protocol packet of the first management data into the second protocol packet through its own packet conversion module, and sends the second protocol packet through its own packet sending module.
  • the fifth protocol message from the BMC can also be received through its own message sending module.
  • the fifth protocol message is the fourth protocol that the BMC will include the second management data of the system through its own message conversion module.
  • the message converted from the message, and the processor converts the fifth protocol message into the sixth protocol message through its own message conversion module, and obtains the second management data from the sixth protocol message, wherein the sixth The protocol type of the protocol packet is the same as the protocol type of the fourth protocol packet.
  • the BMC can also use its own message conversion module to convert the second protocol message into a third protocol message, and convert the message from the second protocol message to the third protocol message.
  • the first management data is obtained from the third protocol message, wherein the protocol type of the third protocol message is the same as the protocol type of the first protocol message; and/or, the BMC converts the first management data including the system
  • the fourth protocol message of the second management data is converted into the fifth protocol message, and the fifth protocol message is sent through its own message sending module, wherein the protocol type of the fourth protocol message and the protocol type of the fifth protocol message are different, and the transmission rate of the fourth protocol packet is lower than the transmission rate of the fifth protocol packet.
  • the protocol type of the first protocol packet may include one or more of BT protocol type, KCS protocol type and MAILBOX protocol type;
  • the protocol type of the second protocol packet may include PCIe transmission protocol type and USB At least one of the transmission protocol types;
  • the protocol type of the fourth protocol packet may include one or more of the BT protocol type, the KCS protocol type and the MAILBOX protocol type;
  • the protocol type of the fifth protocol packet may include PCIe At least one of the transmission protocol type of the USB and the transmission protocol type of the USB.
  • the message processing apparatus further includes a control signal sending module; the control signal sending module is configured to send a first instruction, wherein the first instruction is used to instruct to receive the second protocol message.
  • the message processing apparatus in this embodiment of the present application may include two processing apparatuses, a processor and a BMC.
  • the processor may use its own control signal sending module to send an instruction for instructing to receive the second protocol packet.
  • the instruction can be an interrupt signal.
  • the BMC can use its own control signal sending module to send an instruction for instructing to receive the fifth protocol packet.
  • the instruction can be an interrupt signal.
  • the packet conversion module is further configured to generate a first instruction, where the first instruction is used to instruct to receive the second protocol packet.
  • the message processing apparatus in this embodiment of the present application may include two processing apparatuses, a processor and a BMC.
  • the processor may use the packet conversion module to generate an instruction for instructing to receive the second protocol packet.
  • the BMC can use its own packet conversion module to generate an instruction for instructing to receive the fifth protocol packet.
  • the message sending module includes at least one of a PCIe interface module and a USB interface module.
  • the message sending module that can be used in the embodiments of the present application may be a PCIe interface module, a USB interface module, or other bus interface modules.
  • the message transmission rate on the PCIe or USB bus is much higher than that on the LPC or SMBUS bus, which can greatly improve the transmission efficiency of management data in the management system.
  • the protocol type of the first protocol packet includes one or more of: a block transmission BT protocol type, a keyboard controller style KCS protocol type, and a mailbox MAILBOX protocol type.
  • an embodiment of the present application provides a system management method, including: converting a first protocol packet including first management data of the system into a second protocol packet, and sending the second protocol packet through a data bus
  • the protocol type of the second protocol packet is the transmission protocol type of the data bus, the protocol type of the first protocol packet is different from the protocol type of the second protocol packet, and the transmission rate of the first protocol packet is lower than The transmission rate of the second protocol message; receiving the second protocol message from the data bus according to the first instruction; converting the second protocol message into a third protocol message, wherein the protocol type of the third protocol message and the second protocol message
  • the protocol types of the protocol packets are different, and the protocol type of the third protocol packet is the same as the protocol type of the first protocol packet; the first management data is obtained from the third protocol packet.
  • a message including management data can be converted into a message with a higher transmission rate, and by supporting the bus transmission of the message with the higher transmission rate, it satisfies the requirement of a large amount of management data transmission in the management system. need.
  • the first instruction may be an instruction generated by the control bus, or may be an instruction generated periodically.
  • the processor when the processor sends data to the BMC, the processor is responsible for converting the first protocol packet including the first management data of the system into the second protocol packet, and sending the second protocol packet through the data bus, wherein, The protocol type of the second protocol packet is the transmission protocol type of the data bus, the protocol type of the first protocol packet is different from that of the second protocol packet, and the transmission rate of the first protocol packet is lower than that of the second protocol packet
  • the BMC is responsible for receiving the second protocol message from the data bus according to the first instruction; converting the second protocol message into a third protocol message, wherein the protocol type of the third protocol message and the second protocol message The protocol types of the packets are different, and the protocol type of the third protocol packet is the same as the protocol type of the first protocol packet; the first management data is obtained from the third protocol packet.
  • the processor when the processor sends data to the BMC, the processor is responsible for protocol conversion and sending the protocol-converted message to the BMC through the data bus, wherein the protocol conversion is to convert the first management data of the system
  • the first protocol message is converted into a second protocol message that conforms to the transmission protocol type of the data bus and has a faster transmission rate, which satisfies to the greatest extent the demand for large-scale management data transmission in the management system.
  • the first instruction is an instruction (eg, an interrupt signal) sent by the processor to the BMC through the control bus, or a periodic instruction generated by the BMC itself.
  • the BMC when the BMC sends data to the processor, the BMC is also responsible for converting the fourth protocol message including the second management data of the system into the fifth protocol message, and sending the fifth protocol message through the data bus, wherein the first The protocol type of the fourth protocol packet is different from that of the fifth protocol packet, and the transmission rate of the fourth protocol packet is lower than the transmission rate of the fifth protocol packet;
  • the processor is responsible for receiving the third protocol packet from the data bus according to the second instruction Five protocol packets, where the second instruction is: an instruction (eg, an interrupt signal) sent by the BMC to the processor through the control bus, or a periodic instruction generated by the processor itself;
  • the processor is also responsible for sending the received fifth protocol The message is converted into a sixth protocol message, and the second management data is obtained from the sixth protocol message, wherein the protocol type of the sixth protocol message is the same as that of the fourth protocol message.
  • the BMC when the BMC sends data to the processor, the BMC is responsible for protocol conversion and sending the protocol-converted message to the processor through the data bus; the processor is responsible for converting the received fifth protocol message The sixth protocol message is converted to obtain the second management data, which realizes bidirectional data transmission between the processor and the BMC.
  • the second protocol packet includes at least one of a PCIe packet and a USB packet.
  • the protocol packets that can be converted into the embodiments of the present application may be PCIe packets, USB packets, or other bus packets.
  • the message transmission rate on the PCIe or USB bus is much higher than that on the LPC or SMBUS bus, which can greatly improve the transmission efficiency of management data in the management system.
  • the protocol type of the first protocol packet or the third protocol packet includes: one or more of a BT protocol type, a KCS protocol type, and a MAILBOX protocol type.
  • an embodiment of the present application provides a computing device, the computing device includes a processor, a BMC, and a memory; wherein: the memory stores computer instructions; the processor and the BMC execute the computer instructions, so that the computing device executes the above-mentioned first step.
  • the memory stores computer instructions
  • the processor and the BMC execute the computer instructions, so that the computing device executes the above-mentioned first step.
  • the processor in the management system converts the first protocol packet including the first management data of the system into the second protocol packet, and the processor Send the second protocol message with the data bus between the BMC in the management system, especially, the protocol type of the second protocol message is the transmission protocol type of the data bus, and the protocol type of the first protocol message is the same as that of the second protocol message.
  • the protocol types of the protocol packets are different, and the transmission rate of the first protocol packet is lower than the transmission rate of the second protocol packet, which improves the transmission rate of the packet including the first management data and reduces the transmission rate of the data bus.
  • the limitation of the bus type improves the flexibility of data transmission through the data bus, converts the message including management data into a message with a higher transmission rate, and transmits the message through the bus that supports the higher transmission rate. It meets the needs of a large number of management data transmissions in the management system.
  • FIG. 1 is an architecture diagram of a management system provided by an embodiment of the present application
  • FIG. 2 is an architecture diagram of a management system provided by an embodiment of the present application.
  • FIG. 3 is an architecture diagram of a management system provided by an embodiment of the present application.
  • FIG. 4 is an architecture diagram of a management system provided by an embodiment of the present application.
  • FIG. 5 is a flowchart of a system management method provided by an embodiment of the present application.
  • FIG. 6 is a flowchart of a system management method provided by an embodiment of the present application.
  • FIG. 7 is a schematic diagram of information interaction of a system management method provided by an embodiment of the present application.
  • FIG. 8 is a schematic diagram of information interaction of a system management method provided by an embodiment of the present application.
  • FIG. 9 is a schematic diagram of information interaction of a system management method provided by an embodiment of the present application.
  • FIG. 10 is a schematic diagram of information interaction of a system management method provided by an embodiment of the present application.
  • FIG. 11 is a schematic structural diagram of a computing device provided by an embodiment of the present application.
  • words such as “exemplary”, “such as” or “for example” are used to mean serving as an example, illustration or illustration. Any embodiments or designs described in the embodiments of the present application as “exemplary,” “such as,” or “by way of example” should not be construed as preferred or advantageous over other embodiments or designs. Rather, use of words such as “exemplary,” “such as,” or “by way of example” is intended to present the related concepts in a specific manner.
  • the term "and/or" is only an association relationship for describing associated objects, indicating that there may be three relationships, for example, A and/or B, which may indicate: A alone exists, A alone exists There is B, and there are three cases of A and B at the same time.
  • the term "plurality" means two or more.
  • multiple systems refer to two or more systems
  • multiple screen terminals refer to two or more screen terminals.
  • first and second are only used for descriptive purposes, and cannot be understood as indicating or implying relative importance or implying the indicated technical features. Thus, a feature defined as “first” or “second” may expressly or implicitly include one or more of that feature.
  • the terms “including”, “including”, “having” and their variants mean “including but not limited to” unless specifically emphasized otherwise.
  • the management channel interface between BMC and HOST includes SMBUS and LPC. Messages including management data of the KCS or BT or MAILBOX protocols are currently transmitted over the LPC channel.
  • LPC is a low-speed bus, and only using the LPC channel for transmission can no longer meet the needs of a large number of management data transmissions in the growing management system.
  • the present application provides a management system, processing chip, apparatus, device and method, which can convert a first protocol message including the first management data of the system into a second protocol message through a processor in the management system Protocol message, the second protocol message is sent through the data bus between the processor and the BMC in the management system, especially, the protocol type of the second protocol message is the transmission protocol type of the data bus, and the first protocol message
  • the protocol type of the message is different from the protocol type of the second protocol message, and the transmission rate of the first protocol message is lower than the transmission rate of the second protocol message, which can reduce the restriction on the bus type of the data bus and improve the transmission rate of the data bus.
  • the flexibility of the data bus for data transmission can meet the needs of a large number of management data transmissions in the management system.
  • FIG. 1 is an architectural diagram of a management system provided by an embodiment of the present application.
  • the management system includes a processor 100 and a BMC 200 , and a data bus 300 for data transmission is included between the processor 100 and the BMC 200 .
  • the processor 100 may be a bridge chip, a CPU, a GPU, an NPU, an FPGA, or an ASIC and other chips.
  • BMC200 can be chips such as CPU, ASIC or FPGA.
  • the data bus 300 may be PCIe, USB, or other buses.
  • the processor 100 sends data to the BMC200
  • the processor 100 is configured to convert the first protocol message including the first management data of the system into a second protocol message, and send the second protocol message through the data bus 300, wherein the protocol type of the second protocol message is data
  • the transmission protocol type of the bus 300, the protocol type of the first protocol packet is different from the protocol type of the second protocol packet, and the transmission rate of the first protocol packet is lower than the transmission rate of the second protocol packet;
  • the first instruction receives the second protocol message from the data bus, converts the received second protocol message into a third protocol message, and obtains the first management data from the third protocol message, wherein the third protocol message
  • the protocol type of the packet is the same as the protocol type of the first protocol packet.
  • the protocol type of the first protocol packet may be the BT protocol type, the KCS protocol type, or the MAILBOX protocol type; the protocol type of the second protocol packet includes a transmission protocol type that can be PCIe, or a USB type.
  • the transmission protocol type can also be the transmission protocol type of other buses.
  • the above-mentioned first instruction may be an instruction (for example, an interrupt signal) sent by the processor 100 to the BMC200 through the control bus 400 in FIG. 2, or may be a periodic instruction generated by the BMC200 itself; wherein, the control bus 400 in FIG. 2 is A bus between the processor 100 and the BMC 200 for the control and management system to transmit data through the data bus.
  • an instruction for example, an interrupt signal
  • the control bus 400 in FIG. 2 is A bus between the processor 100 and the BMC 200 for the control and management system to transmit data through the data bus.
  • the protocol type of the first packet is KCS, BT or MAILBOX
  • the protocol type of the second packet is PCIe bus or USB
  • the processor 100 is responsible for converting the KCS, BT, MAILBOX and other types of packets into PCIe bus.
  • USB message and send PCIe bus or USB message through data bus 300;
  • BMC200 receives the PCIe bus or USB message according to the periodic command generated by itself, that is, BMC200 receives the PCIe bus or USB message by polling .
  • the protocol type of the first packet is KCS, BT or MAILBOX
  • the protocol type of the second packet is PCIe bus or USB
  • the processor 100 is responsible for converting the KCS, BT, MAILBOX and other types of packets into PCIe bus or USB message, and send the PCIe bus or USB message through the data bus 300, and send the instruction (for example, an interrupt signal) for instructing the BMC to receive the PCIe bus or the USB message through the control bus 400
  • the instruction (eg, an interrupt signal) of the BMC to receive the PCIe bus or the USB message receives the PCIe bus or the USB message.
  • the processor 100 when the processor 100 sends data to the BMC200, the processor 100 is responsible for protocol conversion and sending the message after the protocol conversion to the BMC200 through the data bus, wherein the protocol conversion is to convert the first protocol message of the first management data of the system Converted into a second protocol message that conforms to the transmission protocol type of the data bus and has a faster transmission rate, which satisfies to the greatest extent the demand for large-scale management data transmission in the management system.
  • the BMC 200 is further configured to convert the fourth protocol packet including the second management data of the system into the fifth protocol packet, and send the fifth protocol packet through the data bus 300, wherein the protocol type of the fourth protocol packet is the same as the fifth protocol packet.
  • the protocol types of the protocol packets are different, and the transmission rate of the fourth protocol packet is lower than the transmission rate of the fifth protocol packet;
  • the processor 100 is configured to receive the fifth protocol packet from the data bus 300 according to the second instruction, and send the The received fifth protocol packet is converted into a sixth protocol packet, and the second management data is obtained from the sixth protocol packet, wherein the protocol type of the sixth protocol packet is the same as the protocol type of the fourth protocol packet .
  • the protocol type of the fourth protocol packet may be the BT protocol type, the KCS protocol type, or the MAILBOX protocol type; the protocol type of the fifth protocol packet includes the transmission protocol type that can be PCIe, or the USB type.
  • the transmission protocol type can also be the transmission protocol type of other buses.
  • the above-mentioned second instruction may be an instruction (for example, an interrupt signal) sent by the BMC 200 to the processor 100 through the control bus 400 in FIG. 2 , or a periodic instruction generated by the processor 100 itself.
  • the protocol type of the third packet is KCS, BT or MAILBOX
  • the protocol type of the fourth packet is PCIe bus or USB.
  • USB message and send PCIe bus or USB message through data bus 300;
  • processor 100 receives the PCIe bus or USB message according to the periodic command generated by itself, that is, processor 100 receives the PCIe bus or USB message by polling USB message, and convert the PCIe bus or USB message into KCS, BT, or MAILBOX and other types of messages.
  • the protocol type of the first packet is KCS, BT, or MAILBOX
  • the protocol type of the second packet is PCIe bus or USB. or USB message, and send PCIe bus or USB message through data bus 300, and send instruction (for example, interrupt signal) for instructing processor 100 to receive PCIe bus or USB message through control bus 400
  • processor 100 Receive the PCIe bus or USB packet according to an instruction (eg, an interrupt signal) for instructing the processor 100 to receive the PCIe bus or USB packet, and convert the PCIe bus or USB packet into a type such as KCS, BT, or MAILBOX message.
  • the BMC200 when the BMC200 sends data to the processor 100, the BMC200 is responsible for converting a protocol message with a low transmission rate to a protocol message with a high transmission rate, and sends the converted message to the processor through the data bus; the processor 100 is responsible for The second management data is obtained by converting a protocol message with a high transmission rate into a protocol message with a low transmission rate, thereby realizing bidirectional data transmission between the processor 100 and the BMC 200 .
  • FIG. 3 is an architectural diagram of a management system provided by an embodiment of the present application.
  • the management system includes two processing chips, a processor 100 and a BMC 200.
  • the processor 100 in FIG. 3 specifically includes a processor core 110, The message conversion circuit 120 and the data bus interface circuit 130 .
  • the BMC 200 in FIG. 3 specifically includes a processor core 210 , a message conversion circuit 220 and a data bus interface circuit 230 .
  • the processor 100 in FIG. 3 may further include a control bus circuit 140; the BMC 200 in FIG. 3 may further include a control bus circuit 240;
  • the control bus circuit 140 and the message conversion circuit 120 may be integrated or separated; the control bus circuit 240 and the message conversion circuit 220 may be integrated or separated.
  • the processor 100 sends data to the BMC200
  • the message conversion circuit 120 is used for converting the first protocol message including the first management data into the second protocol message; the data bus interface circuit 130 is used for sending the second protocol message; wherein, the protocol of the second protocol message
  • the type is the transmission protocol type of the data bus interface circuit, the protocol type of the first protocol packet is different from that of the second protocol packet, and the transmission rate of the first protocol packet is lower than the transmission rate of the second protocol packet.
  • the message conversion circuit 220 is configured to receive the second protocol message from the data bus interface circuit 230 according to the first instruction, convert the received second protocol message into a third protocol message, and convert the received second protocol message into the third protocol message Obtain the first management data, wherein the protocol type of the third protocol packet is the same as the protocol type of the first protocol packet.
  • the protocol type of the first protocol packet may be the BT protocol type, the KCS protocol type, or the MAILBOX protocol type; the protocol type of the second protocol packet includes a transmission protocol type that can be PCIe, or a USB type.
  • the transmission protocol type can also be the transmission protocol type of other buses.
  • the above-mentioned first instruction can be an instruction generated by the message conversion circuit 120 to instruct to receive the second protocol message, and the control bus circuit 140 is used to send an instruction to instruct to receive the second protocol message; it can also be the message conversion circuit 220. Generated periodic commands.
  • the message conversion circuit 120 is responsible for protocol conversion
  • the data bus interface circuit 130 is responsible for sending the protocol converted message, wherein the protocol conversion is to convert the first management data of the system into the first
  • the protocol message is converted into a second protocol message that conforms to the transmission protocol type of the data bus and has a faster transmission rate, which satisfies to the greatest extent the requirement for a large number of management data transmissions in the management system.
  • the message conversion circuit 220 is further configured to convert the fourth protocol message including the second management data of the system into the fifth protocol message, and the data bus interface circuit 230 is configured to send the fifth protocol message; wherein, the fourth protocol message The protocol type of the message is different from that of the fifth protocol message, and the transmission rate of the fourth protocol message is lower than the transmission rate of the fifth protocol message; the message conversion circuit 120 is further configured to convert the data from the slave data according to the second instruction.
  • the bus interface circuit 130 receives the fifth protocol message, converts the received fifth protocol message into the sixth protocol message, and obtains the second management data from the sixth protocol message, wherein the sixth protocol message The protocol type is the same as the protocol type of the fourth protocol packet.
  • the protocol type of the fourth protocol packet may be the BT protocol type, the KCS protocol type, or the MAILBOX protocol type; the protocol type of the fifth protocol packet includes the transmission protocol type that can be PCIe, or the USB type.
  • the transmission protocol type can also be the transmission protocol type of other buses.
  • the above-mentioned second instruction may be an instruction generated by the message conversion circuit 220 to instruct to receive the fifth protocol message, and the control bus circuit 240 may be used to send an instruction to instruct to receive the fifth protocol message; it may also be the message conversion circuit 120. Generated periodic commands.
  • the message conversion circuit 220 is responsible for converting a protocol message with a low transmission rate into a protocol message with a high transmission rate, and the data bus interface circuit 230 is responsible for sending the message after the protocol conversion;
  • the message conversion circuit 120 is responsible for converting a protocol message with a high transmission rate to a protocol message with a low transmission rate to obtain second management data, thereby realizing bidirectional data transmission between the processor 100 and the BMC 200 .
  • FIG. 4 is an architectural diagram of a management system provided by an embodiment of the present application.
  • the management system includes two types of message processing devices, the processor 100 and the BMC 200 .
  • the processor 100 in FIG. 2 specifically includes a processing module 180 , a message conversion module 150 and a message transmission module 160
  • the BMC 200 in FIG. 4 specifically includes a processing module 280 , a message conversion module 250 and a message transmission module 260 .
  • a data bus 300 for data transmission may be included between the message sending module 160 and the message sending module 260 .
  • the processor 100 in FIG. including a data bus and a control bus, the processor 100 in FIG.
  • the BMC 200 in FIG. 4 may further include a control signal sending module 270.
  • the message conversion module 150 may be a hardware module or a software module; the message conversion module 250 may be a hardware module or a software module; the control signal sending module 170 may be a hardware module or a software module; The control signal sending module 270 may be a hardware module or a software module.
  • the message converting module 150 and the control signal sending module 170 may be integrated or separate; the message converting module 250 and the control signal sending module 270 may be integrated or separate.
  • the processor 100 sends data to the BMC200
  • the message conversion module 150 is used for converting the first protocol message including the first management data into the second protocol message; the message sending module 160 is used for sending the second protocol message; wherein, the protocol of the second protocol message
  • the type is the transmission protocol type of the data bus interface circuit, the protocol type of the first protocol packet is different from that of the second protocol packet, and the transmission rate of the first protocol packet is lower than the transmission rate of the second protocol packet.
  • the message conversion module 250 is configured to receive the second protocol message from the message sending module 260 according to the first instruction, convert the received second protocol message into a third protocol message, and convert the received second protocol message into a third protocol message, and convert the received second protocol message into a third protocol message. Obtain the first management data, wherein the protocol type of the third protocol packet is the same as the protocol type of the first protocol packet.
  • the protocol type of the first protocol packet may be the BT protocol type, the KCS protocol type, or the MAILBOX protocol type; the protocol type of the second protocol packet includes a transmission protocol type that can be PCIe, or a USB type.
  • the transmission protocol type can also be the transmission protocol type of other buses.
  • the above-mentioned first instruction can be an instruction generated by the message conversion module 150 for instructing to receive the second protocol message, and the control signal sending module 170 in FIG. 4 is used for sending an instruction instructing to receive the second protocol message; Periodic commands generated by message conversion circuit 220.
  • the processor 100 may further include a message driving module, where the message driving module is configured to construct the first protocol message.
  • the first protocol message is a KCS, BT, or MAILBOX type message.
  • the message conversion module 150 is responsible for protocol conversion
  • the message transmission module 160 is responsible for sending the message after the protocol conversion.
  • the protocol message is converted into a second protocol message that conforms to the transmission protocol type of the data bus and has a faster transmission rate, which satisfies to the greatest extent the requirement for a large number of management data transmissions in the management system.
  • the message conversion module 250 is further configured to convert the fourth protocol message including the second management data of the system into the fifth protocol message, and the message sending module 260 is configured to send the fifth protocol message; wherein, the fourth protocol message The protocol type of the message is different from that of the fifth protocol message, and the transmission rate of the fourth protocol message is lower than the transmission rate of the fifth protocol message; the message conversion module 150 is further configured to convert the message from the message according to the second instruction
  • the sending module 160 receives the fifth protocol packet, converts the received fifth protocol packet into the sixth protocol packet, and obtains the second management data from the sixth protocol packet, wherein the value of the sixth protocol packet is The protocol type is the same as that of the fourth protocol packet.
  • the protocol type of the fourth protocol packet may be the BT protocol type, the KCS protocol type, or the MAILBOX protocol type; the protocol type of the fifth protocol packet includes the transmission protocol type that can be PCIe, or the USB type.
  • the transmission protocol type can also be the transmission protocol type of other buses.
  • the above-mentioned second instruction can be an instruction generated by the message conversion module 250 for instructing to receive the fifth protocol message, and the control signal sending module 270 in FIG. 4 is used to send an instruction instructing to receive the fifth protocol message; it can also be Periodic instructions generated by the message conversion module 150 .
  • the BMC 200 may further include a message driving module, and the message driving module is configured to construct a fourth protocol message.
  • the fourth protocol message is a KCS, BT, or MAILBOX type message.
  • the message conversion module 250 is responsible for converting a protocol message with a low transmission rate into a protocol message with a high transmission rate, and the message sending module 260 is responsible for sending the message after the protocol conversion;
  • the message conversion module 150 is responsible for converting a protocol message with a high transmission rate to a protocol message with a low transmission rate to obtain second management data, thereby realizing bidirectional data transmission between the processor 100 and the BMC 200 .
  • FIG. 5 is a flowchart of a system management method provided by an embodiment of the present application, and the system management method may be used in any of the management systems described in FIG. 1 to FIG. 4 . As shown in Figure 5, the system management method may include the following steps:
  • the processor converts the first protocol message including the first management data of the management system into a second protocol message, and sends the second protocol message through the data bus; wherein, the protocol type of the second protocol message is the data bus
  • the transmission protocol type of the first protocol packet is different from the protocol type of the second protocol packet, and the transmission rate of the first protocol packet is lower than the transmission rate of the second protocol packet;
  • the BMC receives the second protocol message from the data bus according to the first instruction, converts the second protocol message into a third protocol message, and obtains the first management data from the third protocol message; wherein, the third protocol message
  • the protocol type of the second protocol packet is different from that of the second protocol packet, and the protocol type of the third protocol packet is the same as the protocol type of the first protocol packet.
  • the protocol type of the first protocol packet may be the BT protocol type, the KCS protocol type, or the MAILBOX protocol type;
  • the protocol type of the second protocol packet includes the transmission protocol type that may be PCIe, or may be The transmission protocol type of USB can also be the transmission protocol type of other buses.
  • the processor when the processor sends data to the processor, the processor is responsible for protocol conversion and sending the protocol-converted message to the BMC through the data bus, wherein the protocol conversion is to convert the first protocol message of the first management data of the system into a
  • the second protocol message of the transmission protocol type of the data bus and the transmission rate is faster, which satisfies to the greatest extent the requirement of massive management data transmission in the management system.
  • the first instruction is an instruction (eg, an interrupt signal) sent by the processor to the BMC through the control bus, or a periodic instruction generated by the BMC itself.
  • system management method may further include the following steps:
  • the BMC converts the fourth protocol packet including the second management data of the system into a fifth protocol packet, and sends the fifth protocol packet through the data bus, wherein the protocol type of the fourth protocol packet is the same as that of the fifth protocol packet.
  • the protocol types of the packets are different, and the transmission rate of the fourth protocol packet is lower than the transmission rate of the fifth protocol packet.
  • the processor receives the fifth protocol packet from the data bus according to the second instruction, converts the fifth protocol packet into the sixth protocol packet, and obtains the second management data from the sixth protocol packet, wherein the sixth protocol packet is The protocol type of the protocol packet is different from that of the fifth protocol packet, and the protocol type of the sixth protocol packet is the same as the protocol type of the fourth protocol packet.
  • the second instruction is an instruction (eg, an interrupt signal) sent by the BMC to the processor through the control bus, or a periodic instruction generated by the processor itself.
  • the protocol type of the fourth protocol packet may be the BT protocol type, the KCS protocol type, or the MAILBOX protocol type; the protocol type of the fifth protocol packet may include the transmission protocol type that can be PCIe, or the USB protocol type. It can also be the transmission protocol type of other buses.
  • the BMC when the BMC sends data to the processor, the BMC is responsible for converting a protocol message with a low transmission rate to a protocol message with a high transmission rate, and sends the converted message to the processor through the data bus; the processor is responsible for converting from The protocol message with a high transmission rate is converted into a protocol message with a low transmission rate to obtain second management data, thereby realizing bidirectional data transmission between the processor and the BMC.
  • FIG. 7 is a schematic diagram of information interaction of a system management method provided by an embodiment of the present application. As shown in FIG. 7 , the implementation process of the system management method is described by taking the processor 100 in FIG. 3 sending a KCS or BT or MAILBOX message to the BMC 200 and the data bus 300 being a PCIe bus as an example:
  • the processor core 110 of the processor 100 constructs the KCS or BT or MAILBOX message to be sent.
  • the processor core 110 sends a KCS or BT or MAILBOX message to the message conversion circuit 120 of the processor 100 .
  • the processor core 110 writes the message content of the KCS, BT or MAILBOX message into the message conversion circuit 120 .
  • the packet conversion circuit 120 converts the KCS, BT or MAILBOX packets into PCIe packets.
  • the packet conversion circuit 120 sends a PCIe packet to the data bus interface circuit 130 of the processor core 110 .
  • the data bus interface circuit 130 sends a PCIe packet to the data bus interface circuit 230 of the BMC 200 .
  • the message conversion circuit 120 may also send a control bus for instructing the BMC 200 to receive the PCIe message to the message conversion circuit 220 of the BMC 200.
  • the control signal can be an interrupt signal, or other control signals that can instruct the BMC 200 to receive a message.
  • the message conversion circuit 120 triggers a message interrupt to the message conversion circuit 220 .
  • the data bus interface circuit 230 of the BMC 200 sends a PCIe packet to the packet conversion circuit 220 .
  • the packet conversion circuit 220 of the BMC 200 can periodically obtain PCIe packets from the data bus interface circuit 230 of the BMC 200; between the processor 100 and the BMC 200
  • the packet conversion circuit 220 of the BMC 200 can acquire the PCIe packet from the data bus interface circuit 230 of the BMC 200 according to the control signal.
  • the processor 100 can send the KCS, BT or MAILBOX message to the BMC 200 through the PCIe bus, which meets the requirement of a large amount of management data transmission in the management system.
  • FIG. 8 is a schematic diagram of information interaction of a system management method provided by an embodiment of the present application. As shown in FIG. 8 , the implementation process of the system management method is described by taking the BMC200 in FIG. 3 sending a KCS or BT or MAILBOX message to the processor 100 and the data bus 300 being a PCIe bus as an example:
  • the message conversion circuit 220 of the BMC 200 constructs a KCS, BT or MAILBOX message to be sent, and packages the KCS, BT or MAILBOX message into a PCIe message.
  • the packet conversion circuit 220 sends a PCIe packet to the data bus interface circuit 230 of the BMC 200 .
  • the data bus interface circuit 230 sends a PCIe packet to the data bus interface circuit 130 of the processor 100 .
  • the message conversion circuit 220 also sends a control signal to the message conversion circuit 120 for instructing to receive a PCIe message, the control The signal may be an interrupt signal, or other control signal that may instruct the message conversion circuit 120 to receive a message.
  • the message conversion circuit 220 triggers a message interrupt to the message conversion circuit 120 .
  • the data bus interface circuit 130 sends a PCIe packet to the packet conversion circuit 120 of the processor 100 .
  • the message conversion circuit 120 can periodically obtain PCIe messages from the data bus interface circuit 130 of the processor 100;
  • the packet conversion circuit 120 may acquire PCIe packets from the data bus interface circuit 130 of the processor 100 according to the control signal.
  • the packet conversion module 110 converts PCIe packets into KCS or BT or MAILBOX packets.
  • the BMC200 can send the KCS, BT or MAILBOX message to the processor 100 through the PCIe bus, which meets the requirement of a large amount of management data transmission in the management system.
  • FIG. 9 is a schematic diagram of information interaction of a system management method provided by an embodiment of the present application. As shown in FIG. 9 , the implementation process of the system management method is described by taking the processor 100 in FIG. 3 sending a KCS or BT or MAILBOX message to the BMC 200 and the data bus 300 being a PCIe bus as an example:
  • the processor core 110 of the processor 100 constructs the KCS or BT or MAILBOX message to be sent.
  • the processor core 110 sends a KCS or BT or MAILBOX message to the message conversion circuit 120 of the processor 100 .
  • the processor core 110 writes the message content of the KCS, BT or MAILBOX message into the message conversion circuit 120 .
  • the message conversion circuit 120 converts the KCS, BT or MAILBOX messages into USB messages.
  • the message conversion circuit 120 sends a USB message to the data bus interface circuit 130 of the processor core 110 .
  • the data bus interface circuit 130 sends a USB message to the data bus interface circuit 230 of the BMC 200 .
  • the message conversion circuit 120 may also send a control for instructing the BMC 200 to receive the USB message to the message conversion circuit 220 of the BMC 200.
  • the control signal can be an interrupt signal, or other control signals that can instruct the BMC 200 to receive a message.
  • the message conversion circuit 120 triggers a message interrupt to the message conversion circuit 220 .
  • the data bus interface circuit 230 of the BMC 200 sends the USB message to the message conversion circuit 220 .
  • the message conversion circuit 220 of the BMC 200 can periodically obtain USB messages from the data bus interface circuit 230 of the BMC 200;
  • the message conversion circuit 220 of the BMC 200 can obtain the USB message from the data bus interface circuit 230 of the BMC 200 according to the control signal.
  • the processor 100 can send the KCS, BT or MAILBOX message to the BMC 200 through the USB bus, which meets the requirement of a large amount of management data transmission in the management system.
  • FIG. 10 is a schematic diagram of information interaction of a system management method provided by an embodiment of the present application. As shown in FIG. 10 , the implementation process of the system management method is described by taking the BMC200 in FIG. 3 sending KCS or BT or MAILBOX messages to the processor 100 and the data bus 300 being a USB bus as an example:
  • the message conversion circuit 220 of the BMC 200 constructs a KCS or BT or MAILBOX message to be sent, and packages the KCS, BT or MAILBOX message into a USB message.
  • the message conversion circuit 220 sends a USB message to the data bus interface circuit 230 of the BMC 200 .
  • the data bus interface circuit 230 sends a USB message to the data bus interface circuit 130 of the processor 100 .
  • the message conversion circuit 220 also sends a control signal to the message conversion circuit 120 for instructing to receive a USB message, the control The signal may be an interrupt signal, or other control signal that may instruct the message conversion circuit 120 to receive a message.
  • the message conversion circuit 220 triggers a message interrupt to the message conversion circuit 120 .
  • the data bus interface circuit 130 sends a USB message to the message conversion circuit 120 of the processor 100 .
  • the message conversion circuit 120 can periodically obtain USB messages from the data bus interface circuit 130 of the processor 100;
  • the message conversion circuit 120 can acquire the USB message from the data bus interface circuit 130 of the processor 100 according to the control signal.
  • the message conversion module 110 converts the USB message into a KCS or BT or MAILBOX message.
  • the BMC200 can send the KCS, BT or MAILBOX message to the processor 100 through the USB bus, which meets the requirement of a large amount of management data transmission in the management system.
  • FIG. 11 is a schematic structural diagram of a computing device provided by an embodiment of the present application.
  • the computing device may include: a processor 100 , a BMC 200 and a memory 500 .
  • the memory 500 stores computer instructions; the processor 100 and the BMC 200 execute the computer instructions, so that the computing device executes any of the methods shown in FIG. 5 to FIG. 10 .
  • the above-mentioned embodiments it may be implemented in whole or in part by software, hardware, firmware or any combination thereof.
  • software it can be implemented in whole or in part in the form of a computer program product.
  • the computer program product includes one or more computer instructions. When the computer program instructions are loaded and executed on a computer, all or part of the processes or functions described in the embodiments of the present application are generated.
  • the computer may be a general purpose computer, special purpose computer, computer network, or other programmable device.
  • the computer instructions may be stored in or transmitted over a computer-readable storage medium.
  • the computer instructions can be sent from one website site, computer, server, or data center to another website site by wire (eg, coaxial cable, fiber optic, digital subscriber line (DSL)) or wireless (eg, infrared, wireless, microwave, etc.) , computer, server or data center.
  • the computer-readable storage medium may be any available medium that can be accessed by a computer or a data storage device such as a server, data center, etc. that includes an integration of one or more available media.
  • the usable media may be magnetic media (eg, floppy disks, hard disks, magnetic tapes), optical media (eg, DVDs), or semiconductor media (eg, solid state disks (SSDs)), and the like.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Bus Control (AREA)
  • Communication Control (AREA)
  • Computer And Data Communications (AREA)

Abstract

本申请涉及IT领域,特别涉及提供了一种管理系统、处理芯片、装置、设备及方法,该管理系统包括:处理器和BMC,处理器与BMC之间包括用于数据传输的数据总线,处理器用于将包括系统的第一管理数据的第一协议报文转换成第二协议报文,通过数据总线发送第二协议报文,其中,第二协议报文的协议类型为数据总线的传输协议类型,第一协议报文的协议类型与第二协议报文的协议类型不同,并且第一协议报文的传输速率低于第二协议报文的传输速率,提高了包括第一管理数据的报文的传输速率,将包括管理数据的报文,转换成较高传输速率的报文,通过支持该较高传输速率的报文的总线传输,满足了管理系统中大量管理数据传输的需求。

Description

一种管理系统、处理芯片、装置、设备及方法
相关申请的交叉引用
本申请要求在2021年04月23日提交中国专利局、申请号为202110443750.6、申请名称为“一种管理系统、处理芯片、装置、设备及方法”的中国专利申请的优先权,其全部内容通过引用结合在本申请中。
技术领域
本申请涉及信息技术(Information Technology,IT)领域,尤其涉及一种管理系统、处理芯片、装置、设备及方法。
背景技术
随着数据中心管理技术演进,服务器的管理逐渐向自动化或智能化的带外管理演进。自动化或智能化管理相比传统的服务器管理需要更多的设备信息,因此对基板管理控制器(Baseboard Manager Controller,BMC)与处理器之间的用于传输管理数据的管理通道提出更高的要求。
目前,BMC与处理器的管理通道接口包括系统管理总线(System Management Bus,SMBUS)和低引脚总线(Low Pin Count Bus,LPC)等等。键盘控制器样式(Keyboard Controller Style,KCS)或块传输(Block Transfer,BT)或邮箱(MAILBOX)协议的包括管理数据的报文当前是基于LPC通道传输。
但是,LPC属于低速总线,仅利用LPC通道传输,已经无法满足日益增长的带外管理大量数据传输的需求。
发明内容
本申请实施例提供了一种管理系统、处理芯片、装置、设备及方法,可以通过管理系统中的处理器将包括系统的第一管理数据的第一协议报文转换成第二协议报文,通过处理器与管理系统中的BMC之间的数据总线发送所述第二协议报文,尤其是,第二协议报文的协议类型为数据总线的传输协议类型,第一协议报文的协议类型与第二协议报文的协议类型不同,并且第一协议报文的传输速率低于第二协议报文的传输速率,这样可以提高包括第一管理数据的报文的传输速率,还可以减少对数据总线的总线类型的限制,并提高通过数据总线进行数据传输的灵活性,将包括管理数据的报文,转换成较高传输速率的报文,通过支持该较高传输速率的报文的总线传输,可以满足管理系统中大量管理数据传输的需求。
第一方面,本申请实施例提供了一种管理系统,包括:处理器和BMC,处理器与BMC之间包括用于数据传输的数据总线;处理器用于将包括系统的第一管理数据的第一协议报文转换成第二协议报文,通过数据总线发送第二协议报文,其中,第二协议报文的协议类型为数据总线的传输协议类型,第一协议报文的协议类型与第二协议报 文的协议类型不同,并且第一协议报文的传输速率低于第二协议报文的传输速率;BMC用于根据第一指令从数据总线接收第二协议报文。
也就是说,在处理器向BMC发送数据时,处理器负责协议转换和通过数据总线向BMC发送协议转换后的报文,其中,协议转换是将系统的第一管理数据的第一协议报文转换成符合数据总线的传输协议类型的、且传输速率更快的第二协议报文,这样在最大程度上满足了管理系统中大量管理数据传输的需求。
其中,本申请涉及到的处理器可以为桥片芯片、中央处理单元(central processing unit,简称CPU)、图形处理器(graphics processing unit,GPU)、网络处理器(Neural-network Processing Unit,NPU)、现场可编程逻辑门阵列(Field Programmable Gate Array,FPGA)或专用集成电路(Application SpecificIntegrated Circuit,ASIC)等芯片。
本申请涉及到的BMC可以为CPU、ASIC或FPGA等芯片。
第一协议报文的协议类型可以包括BT协议类型,KCS协议类型和MAILBOX协议类型中的一种或多种;第二协议报文的协议类型可以包括高速外围组件互连(Peripheral componentinterconnect express,PCIe)的传输协议类型和通用串行总线(Universal Serial Bus,USB)的传输协议类型中的至少一种。
在一种可能的实现方式中,处理器与BMC之间还包括用于控制管理系统通过数据总线进行数据传输的控制总线。
也就是说,在该实现方式中,处理器与BMC之间处理包括数据总线之外,还可以包括控制总线,这样处理器可以通过控制总线向BMC发送指令来控制管理系统通过数据总线进行的数据传输,提高了数据传输效率。
在一种可能的实现方式中,第一指令是处理器通过控制总线发送给BMC的指令,或BMC自身产生的周期性指令;其中,控制总线是处理器与BMC之间用于控制管理系统通过数据总线进行数据传输的总线。
其中,处理器通过控制总线发送给BMC的指令可以是中断信号。
也就是说,在该实现方式中,BMC可以处理器通过控制总线发送给BMC的指令接收处理器发送的数据,也可以根据BMC自身产生的周期性指令接收处理器发送的数据,提高了数据接收的灵活性。
在一种可能的实现方式中,BMC还用于将接收到的第二协议报文转换成第三协议报文,并从第三协议报文中获取第一管理数据,其中,第三协议报文的协议类型与第一协议报文的协议类型相同。
也就是说,在该实现方式中,BMC接收到第二协议报文后,还需要将接收到的第二协议报文转换成第三协议报文,即从高传输速率的协议报文转成低传输速率的协议报文,才能得到系统的第一管理数据。
在一种可能的实现方式中,BMC还用于将包括系统的第二管理数据的第四协议报文转换成第五协议报文,通过数据总线发送第五协议报文,其中,第四协议报文的协议类型与第五协议报文的协议类型不同,并且第四协议报文的传输速率低于第五协议报文的传输速率;处理器用于根据第二指令从数据总线接收第五协议报文,其中,第二指令是:BMC通过控制总线发送给处理器的指令,或处理器自身产生的周期性指令; 处理器还用于将接收到的第五协议报文转换成第六协议报文,并从第六协议报文中获取第二管理数据,其中,第六协议报文的协议类型和第四协议报文的协议类型相同。
也就是说,在该实现方式中,在BMC向处理器发送数据时,BMC负责从低传输速率的协议报文转成高传输速率的协议报文,并通过数据总线向处理发送协议转换后的报文;处理器负责从高传输速率的协议报文转成低传输速率的协议报文,得到第二管理数据,实现了处理器和BMC之间的双向数据传输。
其中,第四协议报文的协议类型可以包括BT协议类型,KCS协议类型和MAILBOX协议类型中的一种或多种;第五协议报文的协议类型包括可以包括PCIe的传输协议类型和USB的传输协议类型中的至少一种。
BMC通过控制总线发送给处理器的指令可以是中断信号。
在一种可能的实现方式中,数据总线包括高速外围组件互连PCIe和通用串行总线USB中的至少一种。
也就是说,在该实现方式中,本申请实施例可以使用的数据总线可以为PCIe,也可以为USB,还可以为其他的总线。PCIe或USB总线上的报文传输速率要远高于LPC或SMBUS总线上的报文传输速率,可以大幅提高管理数据在管理系统中的传输效率。
在一种可能的实现方式中,第一协议报文的协议类型包括:BT协议类型,KCS协议类型和MAILBOX协议类型中的一种或多种。
也就是说,在该实现方式中,本申请实施例可以处理的数据为BT协议类型的数据,也可以为KCS协议类型的数据,还可以为MAILBOX协议类型的数据。
第二方面,本申请实施例提供了一种处理芯片,包括:处理器核、报文转换电路和数据总线接口电路;报文转换电路用于将包括第一管理数据的第一协议报文转换成第二协议报文;数据总线接口电路用于发送第二协议报文;其中,第二协议报文的协议类型为数据总线接口电路的传输协议类型,第一协议报文的协议类型与第二协议报文的协议类型不同,并且第一协议报文的传输速率低于第二协议报文的传输速率。
也就是说,本申请实施例中的报文转换电路负责协议转换,数据总线接口电路负责发送协议转换后的报文,其中,协议转换是将系统的第一管理数据的第一协议报文转换成符合数据总线的传输协议类型的、且传输速率更快的第二协议报文,这样在最大程度上满足了管理系统中大量管理数据传输的需求。
其中,本申请实施例的处理芯片可以包括处理器和BMC这两种芯片。
针对处理器这种芯片,处理器除了通过自身的报文转换电路将第一管理数据的第一协议报文转换成第二协议报文,以及通过自身的数据总线接口电路发送第二协议报文之外,还可以通过自身的数据总线接口电路接收来自BMC的第五协议报文,该第五协议报文是BMC通过自身的报文转换电路将包括系统的第二管理数据的第四协议报文转换成的报文,以及处理器通过自身的报文转换电路将第五协议报文转换成第六协议报文,并从第六协议报文中获取第二管理数据,其中,第六协议报文的协议类型和第四协议报文的协议类型相同。
针对BMC这种芯片,BMC除了通过自身的数据总线接口电路接收第二协议报文之外,还可以通过自身的报文转换电路将第二协议报文转换成第三协议报文,并从第三协议报文中获取第一管理数据,其中,第三协议报文的协议类型与第一协议报文的 协议类型相同;和/或,BMC通过自身的报文转换电路将包括系统的第二管理数据的第四协议报文转换成第五协议报文,通过自身的数据总线接口电路发送第五协议报文,其中,第四协议报文的协议类型与第五协议报文的协议类型不同,并且第四协议报文的传输速率低于第五协议报文的传输速率。
其中,第一协议报文的协议类型可以包括BT协议类型,KCS协议类型和MAILBOX协议类型中的一种或多种;第二协议报文的协议类型包括可以包括PCIe的传输协议类型和USB的传输协议类型中的至少一种;第四协议报文的协议类型可以包括BT协议类型,KCS协议类型和MAILBOX协议类型中的一种或多种;第五协议报文的协议类型包括可以包括PCIe的传输协议类型和USB的传输协议类型中的至少一种。
在一种可能的实现方式中,处理芯片还包括控制总线电路;控制总线电路用于发送第一指令,其中,第一指令用于指示接收第二协议报文。
其中,本申请实施例的处理芯片可以包括处理器和BMC这两种芯片。
针对处理器这种芯片,处理器可以利用自身的控制总线电路发送用于指示接收第二协议报文的指令。优选地,该指令可以为中断信号。
针对BMC这种芯片,BMC可以利用自身的控制总线电路发送用于指示接收第五协议报文的的指令。优选地,该指令可以为中断信号。
在一种可能的实现方式中,报文转换电路还用于产生第一指令,其中,第一指令用于指示接收第二协议报文。
其中,本申请实施例的处理芯片可以包括处理器和BMC这两种芯片。
针对处理器这种芯片,处理器可以利用自身的报文转换电路产生用于指示接收第二协议报的指令。
针对BMC这种芯片,BMC可以利用自身的报文转换电路产生用于指示接收第五协议报的指令。
在一种可能的实现方式中,数据总线接口电路包括PCIe接口电路和USB接口电路中的至少一种。
也就是说,在该实现方式中,本申请实施例可以使用的数据总线接口电路可以为PCIe接口电路,也可以为USB接口电路,还可以为其他的总线接口电路。PCIe或USB总线上的报文传输速率要远高于LPC或SMBUS总线上的报文传输速率,可以大幅提高管理数据在管理系统中的传输效率。
在一种可能的实现方式中,第一协议报文的协议类型包括:BT协议类型,KCS协议类型和MAILBOX协议类型中的一种或多种。
第三方面,本申请实施例提供了一种报文处理装置,包括:报文转换模块和报文发送模块;报文转换模块用于将包括第一管理数据的第一协议报文转换成第二协议报文;报文发送模块用于发送第二协议报文;其中,第二协议报文的协议类型为报文发送模块的支持的协议类型,第一协议报文的协议类型与第二协议报文的协议类型不同,并且第一协议报文的传输速率低于第二协议报文的传输速率。
也就是说,本申请实施例中的报文转换模块负责协议转换,报文发送模块负责发送协议转换后的报文,其中,协议转换是将系统的第一管理数据的第一协议报文转换 成符合数据总线的传输协议类型的、且传输速率更快的第二协议报文,这样在最大程度上满足了管理系统中大量管理数据传输的需求。其中,本申请实施例中的报文转换模块可以为软件模块,也可以为硬件模块。
另外,本申请实施例的报文处理装置可以包括处理器和BMC这两种处理装置。
针对处理器这种处理装置,处理器除了通过自身的报文转换模块将第一管理数据的第一协议报文转换成第二协议报文,以及通过自身的报文发送模块发送第二协议报文之外,还可以通过自身的报文发送模块接收来自BMC的第五协议报文,该第五协议报文是BMC通过自身的报文转换模块将包括系统的第二管理数据的第四协议报文转换成的报文,以及处理器通过自身的报文转换模块将第五协议报文转换成第六协议报文,并从第六协议报文中获取第二管理数据,其中,第六协议报文的协议类型和第四协议报文的协议类型相同。
针对BMC这种处理装置,BMC除了通过自身的报文发送模块接收第二协议报文之外,还可以通过自身的报文转换模块将第二协议报文转换成第三协议报文,并从第三协议报文中获取第一管理数据,其中,第三协议报文的协议类型与第一协议报文的协议类型相同;和/或,BMC通过自身的报文转换模块将包括系统的第二管理数据的第四协议报文转换成第五协议报文,通过自身的报文发送模块发送第五协议报文,其中,第四协议报文的协议类型与第五协议报文的协议类型不同,并且第四协议报文的传输速率低于第五协议报文的传输速率。
其中,第一协议报文的协议类型可以包括BT协议类型,KCS协议类型和MAILBOX协议类型中的一种或多种;第二协议报文的协议类型包括可以包括PCIe的传输协议类型和USB的传输协议类型中的至少一种;第四协议报文的协议类型可以包括BT协议类型,KCS协议类型和MAILBOX协议类型中的一种或多种;第五协议报文的协议类型包括可以包括PCIe的传输协议类型和USB的传输协议类型中的至少一种。
在一种可能的实现方式中,报文处理装置还包括控制信号发送模块;控制信号发送模块用于发送第一指令,其中,第一指令用于指示接收第二协议报文。
其中,本申请实施例的报文处理装置可以包括处理器和BMC这两种处理装置。
针对处理器这种处理装置,处理器可以利用自身的控制信号发送模块发送用于指示接收第二协议报文的指令。优选地,该指令可以为中断信号。
针对BMC这种处理装置,BMC可以利用自身的控制信号发送模块发送用于指示接收第五协议报文的的指令。优选地,该指令可以为中断信号。
在一种可能的实现方式中,报文转换模块还用于产生第一指令,其中,第一指令用于指示接收所述第二协议报文。
其中,本申请实施例的报文处理装置可以包括处理器和BMC这两种处理装置。
针对处理器这种处理装置,处理器可以利用报文转换模块产生用于指示接收第二协议报的指令。
针对BMC这种处理装置,BMC可以利用自身的报文转换模块产生用于指示接收第五协议报的指令。
在一种可能的实现方式中,报文发送模块包括PCIe接口模块和USB接口模块中 的至少一种。
也就是说,在该实现方式中,本申请实施例可以使用的报文发送模块可以为PCIe接口模块,也可以为USB接口模块,还可以为其他的总线接口模块。PCIe或USB总线上的报文传输速率要远高于LPC或SMBUS总线上的报文传输速率,可以大幅提高管理数据在管理系统中的传输效率。在一种可能的实现方式中,第一协议报文的协议类型包括:块传输BT协议类型,键盘控制器样式KCS协议类型和邮箱MAILBOX协议类型中的一种或多种。
第四方面,本申请实施例提供了一种系统管理方法,包括:将包括系统的第一管理数据的第一协议报文转换成第二协议报文,通过数据总线发送所述第二协议报文,其中,第二协议报文的协议类型为数据总线的传输协议类型,第一协议报文的协议类型与第二协议报文的协议类型不同,并且第一协议报文的传输速率低于第二协议报文的传输速率;根据第一指令从数据总线接收第二协议报文;将第二协议报文转换成第三协议报文,其中,第三协议报文的协议类型和第二协议报文的协议类型不同,第三协议报文协议类型和第一协议报文的协议类型相同;从第三协议报文中获取第一管理数据。
也就是说,该方法中可以将包括管理数据的报文,转换成较高传输速率的报文,通过支持该较高传输速率的报文的总线传输,满足了管理系统中大量管理数据传输的需求。
其中,第一指令可以是控制总线产生的指令,还可以是周期性产生的指令。
比如:在处理器向BMC发送数据时,处理器负责将包括系统的第一管理数据的第一协议报文转换成第二协议报文,通过数据总线发送所述第二协议报文,其中,第二协议报文的协议类型为数据总线的传输协议类型,第一协议报文的协议类型与第二协议报文的协议类型不同,并且第一协议报文的传输速率低于第二协议报文的传输速率;BMC负责根据第一指令从数据总线接收第二协议报文;将第二协议报文转换成第三协议报文,其中,第三协议报文的协议类型和第二协议报文的协议类型不同,第三协议报文协议类型和第一协议报文的协议类型相同;从第三协议报文中获取第一管理数据。
也就是说,在该实现方式中,在处理器向BMC发送数据时,处理器负责协议转换和通过数据总线向BMC发送协议转换后的报文,其中,协议转换是将系统的第一管理数据的第一协议报文转换成符合数据总线的传输协议类型的、且传输速率更快的第二协议报文,这样在最大程度上满足了管理系统中大量管理数据传输的需求。其中,第一指令是处理器通过控制总线发送给BMC的指令(例如,中断信号),或BMC自身产生的周期性指令。
又比如:在BMC向处理器发送数据时,BMC还负责将包括系统的第二管理数据的第四协议报文转换成第五协议报文,通过数据总线发送第五协议报文,其中,第四协议报文的协议类型与第五协议报文的协议类型不同,并且第四协议报文的传输速率低于第五协议报文的传输速率;处理器负责根据第二指令从数据总线接收第五协议报文,其中,第二指令是:BMC通过控制总线发送给处理器的指令(例如,中断信号),或处理器自身产生的周期性指令;处理器还负责将接收到的第五协议报文转换成第六 协议报文,并从第六协议报文中获取第二管理数据,其中,第六协议报文的协议类型和第四协议报文的协议类型相同。
也就是说,在该实现方式中,在BMC向处理器发送数据时,BMC负责协议转换和通过数据总线向处理器发送协议转换后的报文;处理器负责将接收到的第五协议报文转换成第六协议报文,得到第二管理数据,实现了处理器和BMC之间的双向数据传输。
在一种可能的实现方式中,第二协议报文包括PCIe报文和USB报文中的至少一种。
也就是说,在该实现方式中,本申请实施例可以转换成的协议报文可以为PCIe报文,也可以为USB报文,还可以为其他的总线报文。PCIe或USB总线上的报文传输速率要远高于LPC或SMBUS总线上的报文传输速率,可以大幅提高管理数据在管理系统中的传输效率。
在一种可能的实现方式中,第一协议报文或第三协议报文的协议类型包括:BT协议类型,KCS协议类型和MAILBOX协议类型中的一种或多种。
第五方面,本申请实施例提供了一种计算设备,该计算设备包括处理器,BMC和存储器;其中:存储器中存储有计算机指令;处理器和BMC执行计算机指令,以使计算设备执行上述第四方面所述的方法。
本申请实施例提供的管理系统、处理芯片、装置、设备及方法,通过管理系统中的处理器将包括系统的第一管理数据的第一协议报文转换成第二协议报文,通过处理器与管理系统中的BMC之间的数据总线发送所述第二协议报文,尤其是,第二协议报文的协议类型为数据总线的传输协议类型,第一协议报文的协议类型与第二协议报文的协议类型不同,并且第一协议报文的传输速率低于第二协议报文的传输速率,这样提高了包括第一管理数据的报文的传输速率,还减少了对数据总线的总线类型的限制,提高了通过数据总线进行数据传输的灵活性,将包括管理数据的报文,转换成较高传输速率的报文,通过支持该较高传输速率的报文的总线传输,满足了管理系统中大量管理数据传输的需求。
附图说明
图1是本申请实施例提供的一种管理系统的架构图;
图2是本申请实施例提供的一种管理系统的架构图;
图3是本申请实施例提供的一种管理系统的架构图;
图4是本申请实施例提供的一种管理系统的架构图;
图5是本申请实施例提供的一种系统管理方法的流程图;
图6是本申请实施例提供的一种系统管理方法的流程图;
图7是本申请实施例提供的一种系统管理方法的信息交互示意图;
图8是本申请实施例提供的一种系统管理方法的信息交互示意图;
图9是本申请实施例提供的一种系统管理方法的信息交互示意图;
图10是本申请实施例提供的一种系统管理方法的信息交互示意图
图11是本申请实施例提供的一种计算设备的结构示意图。
具体实施方式
为了使本申请实施例的目的、技术方案和优点更加清楚,下面将结合附图,对本申请实施例中的技术方案进行描述。
在本申请实施例的描述中,“示例性的”、“例如”或者“举例来说”等词用于表示作例子、例证或说明。本申请实施例中被描述为“示例性的”、“例如”或者“举例来说”的任何实施例或设计方案不应被解释为比其它实施例或设计方案更优选或更具优势。确切而言,使用“示例性的”、“例如”或者“举例来说”等词旨在以具体方式呈现相关概念。
在本申请实施例的描述中,术语“和/或”,仅仅是一种描述关联对象的关联关系,表示可以存在三种关系,例如,A和/或B,可以表示:单独存在A,单独存在B,同时存在A和B这三种情况。另外,除非另有说明,术语“多个”的含义是指两个或两个以上。例如,多个系统是指两个或两个以上的系统,多个屏幕终端是指两个或两个以上的屏幕终端。
此外,术语“第一”、“第二”仅用于描述目的,而不能理解为指示或暗示相对重要性或者隐含指明所指示的技术特征。由此,限定有“第一”、“第二”的特征可以明示或者隐含地包括一个或者更多个该特征。术语“包括”、“包含”、“具有”及它们的变形都意味着“包括但不限于”,除非是以其他方式另外特别强调。
随着数据中心管理技术演进,服务器的管理逐渐向自动化或智能化的管理演进。自动化或智能化管理相比传统的服务器管理需要更多的设备信息,因此BMC与处理器之间的用于传输管理数据的管理通道提出更高的要求。目前,BMC与HOST的管理通道接口包括SMBUS和LPC。KCS或BT或MAILBOX协议的包括管理数据的报文当前是基于LPC通道传输。但是,LPC属于低速总线,仅利用LPC通道传输,已经无法满足日益增长的管理系统中大量管理数据传输的需求。
为了解决上述技术问题,本申请提供了一种管理系统、处理芯片、装置、设备及方法,可以通过管理系统中的处理器将包括系统的第一管理数据的第一协议报文转换成第二协议报文,通过处理器与管理系统中的BMC之间的数据总线发送所述第二协议报文,尤其是,第二协议报文的协议类型为数据总线的传输协议类型,第一协议报文的协议类型与第二协议报文的协议类型不同,并且第一协议报文的传输速率低于第二协议报文的传输速率,这样可以减少对数据总线的总线类型的限制,并提高通过数据总线进行数据传输的灵活性,可以满足管理系统中大量管理数据传输的需求。
下面通过具体实施例进行说明。
图1是本申请实施例提供的一种管理系统的架构图。如图1所示,该管理系统包括处理器100与BMC200,处理器100与BMC200之间包括用于数据传输的数据总线300。其中,处理器100可以为桥片芯片、CPU、GPU、NPU、FPGA或ASIC等芯片。BMC200可以为CPU、ASIC或FPGA等芯片。数据总线300可以为PCIe,也可以为USB,还可以为其他的总线。
(一)处理器100向BMC200发送数据
处理器100用于将包括系统的第一管理数据的第一协议报文转换成第二协议报文, 通过数据总线300发送第二协议报文,其中,第二协议报文的协议类型为数据总线300的传输协议类型,第一协议报文的协议类型与第二协议报文的协议类型不同,并且第一协议报文的传输速率低于第二协议报文的传输速率;BMC200用于根据第一指令从数据总线接收第二协议报文,以及将接收到的第二协议报文转换成第三协议报文,并从第三协议报文中获取第一管理数据,其中,第三协议报文的协议类型与第一协议报文的协议类型相同。
上述第一协议报文的协议类型可以为BT协议类型,也可以为KCS协议类型,还可以MAILBOX协议类型;第二协议报文的协议类型包括可以为PCIe的传输协议类型,也可以为USB的传输协议类型,还可以为其他总线的的传输协议类型。
上述第一指令可以是处理器100通过图2中的控制总线400发送给BMC200的指令(例如,中断信号),也可以是BMC200自身产生的周期性指令;其中,图2中的控制总线400是处理器100与BMC 200之间用于控制管理系统通过数据总线进行数据传输的总线。
比如:第一报文的协议类型为KCS或BT或MAILBOX等类型,第二报文的协议类型为PCIe总线或USB,处理器100负责将KCS或BT或MAILBOX等类型的报文转换成PCIe总线或USB报文,并通过数据总线300发送PCIe总线或USB报文;BMC200根据自身产生的周期性指令接收该PCIe总线或USB报文,即BMC200采用轮询的方式接收该PCIe总线或USB报文。
又比如:第一报文的协议类型为KCS或BT或MAILBOX等类型,第二报文的协议类型为PCIe总线或USB,处理器100负责将KCS或BT或MAILBOX等类型的报文转换成PCIe总线或USB报文,并通过数据总线300发送PCIe总线或USB报文,以及通过控制总线400发送用于指示BMC接收PCIe总线或USB报文的指令(例如,中断信号);BMC200根据用于指示BMC接收PCIe总线或USB报文的指令(例如,中断信号)接收该PCIe总线或USB报文。
可见,在处理器100向BMC200发送数据时,处理器100负责协议转换和通过数据总线向BMC200发送协议转换后的报文,其中,协议转换是将系统的第一管理数据的第一协议报文转换成符合数据总线的传输协议类型的、且传输速率更快的第二协议报文,这样在最大程度上满足了管理系统中大量管理数据传输的需求。
(二)BMC200向处理器100发送数据
BMC200还用于将包括系统的第二管理数据的第四协议报文转换成第五协议报文,通过数据总线300发送第五协议报文,其中,第四协议报文的协议类型与第五协议报文的协议类型不同,并且第四协议报文的传输速率低于第五协议报文的传输速率;处理器100用于根据第二指令从数据总线300接收第五协议报文,以及将接收到的第五协议报文转换成第六协议报文,并从第六协议报文中获取第二管理数据,其中,第六协议报文的协议类型与第四协议报文的协议类型相同。
上述第四协议报文的协议类型可以为BT协议类型,也可以为KCS协议类型,还可以MAILBOX协议类型;第五协议报文的协议类型包括可以为PCIe的传输协议类型,也可以为USB的传输协议类型,还可以为其他总线的的传输协议类型。
上述第二指令可以是BMC200通过图2中的控制总线400发送给处理器100的指 令(例如,中断信号),或处理器100自身产生的周期性指令。
比如:第三报文的协议类型为KCS或BT或MAILBOX等类型,第四报文的协议类型为PCIe总线或USB,BMC200负责将KCS或BT或MAILBOX等类型的报文转出成PCIe总线或USB报文,并通过数据总线300发送PCIe总线或USB报文;处理器100根据自身产生的周期性指令接收该PCIe总线或USB报文,即处理器100采用轮询的方式接收该PCIe总线或USB报文,并将该PCIe总线或USB报文转换成KCS或BT或MAILBOX等类型报文。
又比如:第一报文的协议类型为KCS或BT或MAILBOX等类型,第二报文的协议类型为PCIe总线或USB,BMC200负责将KCS或BT或MAILBOX等类型的报文转出成PCIe总线或USB报文,并通过数据总线300发送PCIe总线或USB报文,以及通过控制总线400发送用于指示处理器100接收PCIe总线或USB报文的的指令(例如,中断信号);处理器100根据用于指示处理器100接收PCIe总线或USB报文的的指令(例如,中断信号)接收该PCIe总线或USB报文,并将该PCIe总线或USB报文转换成KCS或BT或MAILBOX等类型报文。
可见,在BMC200向处理器100发送数据时,BMC200负责从低传输速率的协议报文转成高传输速率的协议报文,并通过数据总线向处理发送协议转换后的报文;处理器100负责从高传输速率的协议报文转成低传输速率的协议报文,得到第二管理数据,实现了处理器100和BMC200之间的双向数据传输。
图3是本申请实施例提供的一种管理系统的架构图。如图3所示,该管理系统包括处理器100与BMC200这两种处理芯片,与图1所示的包括数据总线的实施例相比,图3中的处理器100具体包括处理器核110、报文转换电路120和数据总线接口电路130,图3中的BMC200具体包括处理器核210、报文转换电路220和数据总线接口电路230。可选地,与图2所示的包括数据总线和控制总线的实施例相比,图3中的处理器100还可以包括控制总线电路140;图3中的BMC200还可以包括控制总线电路240;其中,控制总线电路140和报文转换电路120可以是一体的,也可以是分开的;控制总线电路240和报文转换电路220可以是一体的,也可以是分开的。
(一)处理器100向BMC200发送数据
报文转换电路120用于将包括第一管理数据的第一协议报文转换成第二协议报文;数据总线接口电路130用于发送第二协议报文;其中,第二协议报文的协议类型为数据总线接口电路的传输协议类型,第一协议报文的协议类型与第二协议报文的协议类型不同,并且第一协议报文的传输速率低于第二协议报文的传输速率。报文转换电路220用于根据第一指令从数据总线接口电路230接收第二协议报文,以及将接收到的第二协议报文转换成第三协议报文,并从第三协议报文中获取第一管理数据,其中,第三协议报文的协议类型与第一协议报文的协议类型相同。
上述第一协议报文的协议类型可以为BT协议类型,也可以为KCS协议类型,还可以MAILBOX协议类型;第二协议报文的协议类型包括可以为PCIe的传输协议类型,也可以为USB的传输协议类型,还可以为其他总线的的传输协议类型。
上述第一指令可以是报文转换电路120产生的用于指示接收第二协议报文的指令,控制总线电路140用于发送指示接收第二协议报文的指令;还可以是报文转换电路220 产生的周期性指令。
可见,在处理器100向BMC200发送数据时,报文转换电路120负责协议转换,数据总线接口电路130负责发送协议转换后的报文,其中,协议转换是将系统的第一管理数据的第一协议报文转换成符合数据总线的传输协议类型的、且传输速率更快的第二协议报文,这样在最大程度上满足了管理系统中大量管理数据传输的需求。
(二)BMC200向处理器100发送数据
报文转换电路220还用于将包括系统的第二管理数据的第四协议报文转换成第五协议报文,数据总线接口电路230用于发送第五协议报文;其中,第四协议报文的协议类型与第五协议报文的协议类型不同,并且第四协议报文的传输速率低于第五协议报文的传输速率;报文转换电路120还用于根据第二指令从从数据总线接口电路130接收第五协议报文,以及将接收到的第五协议报文转换成第六协议报文,并从第六协议报文中获取第二管理数据,其中,第六协议报文的协议类型与第四协议报文的协议类型相同。
上述第四协议报文的协议类型可以为BT协议类型,也可以为KCS协议类型,还可以MAILBOX协议类型;第五协议报文的协议类型包括可以为PCIe的传输协议类型,也可以为USB的传输协议类型,还可以为其他总线的的传输协议类型。
上述第二指令可以是报文转换电路220产生的用于指示接收第五协议报文的指令,控制总线电路240用于发送指示接收第五协议报文的指令;还可以是报文转换电路120产生的周期性指令。
可见,在BMC200向处理器100发送数据时,报文转换电路220负责从低传输速率的协议报文转成高传输速率的协议报文,数据总线接口电路230负责发送协议转换后的报文;报文转换电路120负责从高传输速率的协议报文转成低传输速率的协议报文,得到第二管理数据,实现了处理器100和BMC200之间的双向数据传输。
图4是本申请实施例提供的一种管理系统的架构图。如图4所示,该管理系统包括处理器100与BMC200这两种报文处理装置,与图1所示的包括数据总线的实施例相比,图2中的处理器100具体包括处理模块180、报文转换模块150和报文发送模块160,图4中的BMC200具体包括处理模块280、报文转换模块250和报文发送模块260。报文发送模块160和报文发送模块260之间可以包括用于数据传输的数据总线300。可选地,与图2所示的包括数据总线和控制总线的实施例相比,图4中的处理器100还可以包括控制信号发送模块170;图4中的BMC200还可以包括控制信号发送模块270。其中,报文转换模块150可以为硬件模块,也可以为软件模块;报文转换模块250可以为硬件模块,也可以为软件模块;控制信号发送模块170可以为硬件模块,也可以为软件模块;控制信号发送模块270可以为硬件模块,也可以为软件模块。另外,报文转换模块150和控制信号发送模块170可以是一体的,也可以是分开的;报文转换模块250和控制信号发送模块270可以是一体的,也可以是分开的。
(一)处理器100向BMC200发送数据
报文转换模块150用于将包括第一管理数据的第一协议报文转换成第二协议报文;报文发送模块160用于发送第二协议报文;其中,第二协议报文的协议类型为数据总线接口电路的传输协议类型,第一协议报文的协议类型与第二协议报文的协议类型不 同,并且第一协议报文的传输速率低于第二协议报文的传输速率。报文转换模块250用于根据第一指令从报文发送模块260接收第二协议报文,以及将接收到的第二协议报文转换成第三协议报文,并从第三协议报文中获取第一管理数据,其中,第三协议报文的协议类型与第一协议报文的协议类型相同。
上述第一协议报文的协议类型可以为BT协议类型,也可以为KCS协议类型,还可以MAILBOX协议类型;第二协议报文的协议类型包括可以为PCIe的传输协议类型,也可以为USB的传输协议类型,还可以为其他总线的的传输协议类型。
上述第一指令可以是报文转换模块150产生的用于指示接收第二协议报文的指令,图4中的控制信号发送模块170用于发送指示接收第二协议报文的指令;还可以是报文转换电路220产生的周期性指令。
在一些实施例中,处理器100还可以包括报文驱动模块,该报文驱动模块用于构造第一协议报文。比如:第一协议报文为KCS或BT或MAILBOX等类型报文。
可见,在处理器100向BMC200发送数据时,报文转换模块150负责协议转换,报文发送模块160负责发送协议转换后的报文,其中,协议转换是将系统的第一管理数据的第一协议报文转换成符合数据总线的传输协议类型的、且传输速率更快的第二协议报文,这样在最大程度上满足了管理系统中大量管理数据传输的需求。
(二)BMC200向处理器100发送数据
报文转换模块250还用于将包括系统的第二管理数据的第四协议报文转换成第五协议报文,报文发送模块260用于发送第五协议报文;其中,第四协议报文的协议类型与第五协议报文的协议类型不同,并且第四协议报文的传输速率低于第五协议报文的传输速率;报文转换模块150还用于根据第二指令从报文发送模块160接收第五协议报文,以及将接收到的第五协议报文转换成第六协议报文,并从第六协议报文中获取第二管理数据,其中,第六协议报文的协议类型与第四协议报文的协议类型相同。
上述第四协议报文的协议类型可以为BT协议类型,也可以为KCS协议类型,还可以MAILBOX协议类型;第五协议报文的协议类型包括可以为PCIe的传输协议类型,也可以为USB的传输协议类型,还可以为其他总线的的传输协议类型。
上述第二指令可以是报文转换模块250产生的用于指示接收第五协议报文的指令,图4中的控制信号发送模块270用于发送指示接收第五协议报文的指令;还可以是报文转换模块150产生的周期性指令。
在一些实施例中,BMC200还可以包括报文驱动模块,该报文驱动模块用于构造第四协议报文。比如:第四协议报文为KCS或BT或MAILBOX等类型报文。
可见,在BMC200向处理器100发送数据时,报文转换模块250负责从低传输速率的协议报文转成高传输速率的协议报文,报文发送模块260负责发送协议转换后的报文;报文转换模块150负责从高传输速率的协议报文转成低传输速率的协议报文,得到第二管理数据,实现了处理器100和BMC200之间的双向数据传输。
图5是本申请实施例提供的一种系统管理方法的流程图,该系统管理方法可以用于图1至图4任一所述的管理系统。如图5所示,该系统管理方法可以包括以下步骤:
S510、处理器将包括管理系统的第一管理数据的第一协议报文转换成第二协议报文,通过数据总线发送第二协议报文;其中,第二协议报文的协议类型为数据总线的 传输协议类型,第一协议报文的协议类型与第二协议报文的协议类型不同,并且第一协议报文的传输速率低于第二协议报文的传输速率;
S520、BMC根据第一指令从数据总线接收第二协议报文,将第二协议报文转换成第三协议报文,从第三协议报文中获取第一管理数据;其中,第三协议报文的协议类型和第二协议报文的协议类型不同,第三协议报文协议类型和第一协议报文的协议类型相同。
其中,上述第一协议报文的协议类型可以为BT协议类型,也可以为KCS协议类型,还可以MAILBOX协议类型;第二协议报文的协议类型包括可以为PCIe的传输协议类型,也可以为USB的传输协议类型,还可以为其他总线的的传输协议类型。
可见,在处理器向发送数据时,处理器负责协议转换和通过数据总线向BMC发送协议转换后的报文,其中,协议转换是将系统的第一管理数据的第一协议报文转换成符合数据总线的传输协议类型的、且传输速率更快的第二协议报文,这样在最大程度上满足了管理系统中大量管理数据传输的需求。其中,第一指令是处理器通过控制总线发送给BMC的指令(例如,中断信号),或BMC自身产生的周期性指令。
可选地,如图6所示,该系统管理方法还可以包括以下步骤:
S610、BMC将包括系统的第二管理数据的第四协议报文转换成第五协议报文,通过数据总线发送第五协议报文,其中,第四协议报文的协议类型与第五协议报文的协议类型不同,并且第四协议报文的传输速率低于第五协议报文的传输速率。
S620、处理器根据第二指令从数据总线接收第五协议报文,将第五协议报文转换成第六协议报文,并从第六协议报文中获取第二管理数据,其中,第六协议报文的协议类型和第五协议报文的协议类型不同,第六协议报文的协议类型和第四协议报文的协议类型相同。其中,第二指令是:BMC通过控制总线发送给处理器的指令(例如,中断信号),或处理器自身产生的周期性指令。
其中,第四协议报文的协议类型可以为BT协议类型,也可以为KCS协议类型,还可以MAILBOX协议类型;第五协议报文的协议类型包括可以为PCIe的传输协议类型,也可以为USB的传输协议类型,还可以为其他总线的的传输协议类型。
可见,在BMC向处理器发送数据时,BMC负责从低传输速率的协议报文转成高传输速率的协议报文,并通过数据总线向处理器发送协议转换后的报文;处理器负责从高传输速率的协议报文转成低传输速率的协议报文,得到第二管理数据,实现了处理器和BMC之间的双向数据传输。
图7是本申请实施例提供的一种系统管理方法的信息交互示意图。如图7所示,以图3中处理器100向BMC200发送KCS或BT或MAILBOX报文,数据总线300为PCIe总线为例进行描述该系统管理方法的实现过程:
7-1、处理器100的处理器核110构造待发送的KCS或BT或MAILBOX报文。
7-2、处理器核110向处理器100的报文转换电路120发送KCS或BT或MAILBOX报文。比如:处理器核110将KCS或BT或MAILBOX报文的报文内容写入报文转换电路120。
7-3、报文转换电路120将KCS或BT或MAILBOX报文转换为PCIe报文。
7-4、报文转换电路120向处理器核110的数据总线接口电路130发送PCIe报文。
7-5、数据总线接口电路130向BMC200的数据总线接口电路230发送PCIe报文。
7-6、若处理器100与BMC200之间包括用于触发数据接收的控制总线400时,报文转换电路120还可以向BMC200的报文转换电路220发送用于指示BMC200接收PCIe报文的控制信号,该控制信号可以是中断信号,或者其他可以指示BMC 200接收报文的控制信号。比如:报文转换电路120触发一个消息中断到报文转换电路220。
7-7、BMC200的数据总线接口电路230向报文转换电路220发送PCIe报文。其中,在处理器100与BMC200之间只包括数据总线300时,BMC200的报文转换电路220可以周期性地方式从BMC200的数据总线接口电路230获取PCIe报文;在处理器100与BMC200之间包括数据总线300和控制总线700时,BMC200的报文转换电路220可以根据控制信号从BMC200的数据总线接口电路230获取PCIe报文。
可见,处理器100可以通过PCIe总线将KCS或BT或MAILBOX报文发送至BMC200,满足了管理系统中大量管理数据传输的需求。
图8是本申请实施例提供的一种系统管理方法的信息交互示意图。如图8所示,以图3中BMC200向处理器100发送KCS或BT或MAILBOX报文,数据总线300为PCIe总线为例进行描述该系统管理方法的实现过程:
8-1、BMC200的报文转换电路220构造待发送的KCS或BT或MAILBOX报文,并将KCS或BT或MAILBOX报文打包成PCIe报文。
8-2、报文转换电路220向BMC200的数据总线接口电路230发送PCIe报文。
8-3、数据总线接口电路230向处理器100的数据总线接口电路130发送PCIe报文。
8-4、若处理器100与BMC200之间包括用于触发数据接收的控制总线400时,报文转换电路220还向报文转换电路120发送用于指示接收PCIe报文的控制信号,该控制信号可以是中断信号,或者其他可以指示报文转换电路120接收报文的控制信号。比如:报文转换电路220触发一个消息中断到报文转换电路120。
8-5、数据总线接口电路130向处理器100的报文转换电路120发送PCIe报文。其中,在处理器100与BMC200之间只包括数据总线300时,报文转换电路120可以周期性地从处理器100的数据总线接口电路130获取PCIe报文;在处理器100与BMC200之间包括数据总线300和控制总线400时,报文转换电路120可以根据控制信号从处理器100的数据总线接口电路130获取PCIe报文。
8-6、报文转换模块110将PCIe报文转换为KCS或BT或MAILBOX报文。
可见,BMC200可以通过PCIe总线将KCS或BT或MAILBOX报文发送至处理器100,满足了管理系统中大量管理数据传输的需求。
图9是本申请实施例提供的一种系统管理方法的信息交互示意图。如图9所示,以图3中处理器100向BMC200发送KCS或BT或MAILBOX报文,数据总线300为PCIe总线为例进行描述该系统管理方法的实现过程:
9-1、处理器100的处理器核110构造待发送的KCS或BT或MAILBOX报文。
9-2、处理器核110向处理器100的报文转换电路120发送KCS或BT或MAILBOX报文。比如:处理器核110将KCS或BT或MAILBOX报文的报文内容写入报文转换电路120。
9-3、报文转换电路120将KCS或BT或MAILBOX报文转换为USB报文。
9-4、报文转换电路120向处理器核110的数据总线接口电路130发送USB报文。
9-5、数据总线接口电路130向BMC200的数据总线接口电路230发送USB报文。
9-6、若处理器100与BMC200之间包括用于触发数据接收的控制总线400时,报文转换电路120还可以向BMC200的报文转换电路220发送用于指示BMC200接收USB报文的控制信号,该控制信号可以是中断信号,或者其他可以指示BMC 200接收报文的控制信号。比如:报文转换电路120触发一个消息中断到报文转换电路220。
9-7、BMC200的数据总线接口电路230向报文转换电路220发送USB报文。其中,在处理器100与BMC200之间只包括数据总线300时,BMC200的报文转换电路220可以周期性地从BMC200的数据总线接口电路230获取USB报文;在处理器100与BMC200之间包括数据总线300和控制总线900时,BMC200的报文转换电路220可以根据控制信号从BMC200的数据总线接口电路230获取USB报文。
可见,处理器100可以通过USB总线将KCS或BT或MAILBOX报文发送至BMC200,满足了管理系统中大量管理数据传输的需求。
图10是本申请实施例提供的一种系统管理方法的信息交互示意图。如图10所示,以图3中BMC200向处理器100发送KCS或BT或MAILBOX报文,数据总线300为USB总线为例进行描述该系统管理方法的实现过程:
10-1、BMC200的报文转换电路220构造待发送的KCS或BT或MAILBOX报文,并将KCS或BT或MAILBOX报文打包成USB报文。
10-2、报文转换电路220向BMC200的数据总线接口电路230发送USB报文。
10-3、数据总线接口电路230向处理器100的数据总线接口电路130发送USB报文。
10-4、若处理器100与BMC200之间包括用于触发数据接收的控制总线400时,报文转换电路220还向报文转换电路120发送用于指示接收USB报文的控制信号,该控制信号可以是中断信号,或者其他可以指示报文转换电路120接收报文的控制信号。比如:报文转换电路220触发一个消息中断到报文转换电路120。
10-5、数据总线接口电路130向处理器100的报文转换电路120发送USB报文。其中,在处理器100与BMC200之间只包括数据总线300时,报文转换电路120可以周期性地从处理器100的数据总线接口电路130获取USB报文;在处理器100与BMC200之间包括数据总线300和控制总线400时,报文转换电路120可以根据控制信号从处理器100的数据总线接口电路130获取USB报文。
10-6、报文转换模块110将USB报文转换为KCS或BT或MAILBOX报文。
可见,BMC200可以通过USB总线将KCS或BT或MAILBOX报文发送至处理器100,满足了管理系统中大量管理数据传输的需求。
图11是本申请实施例提供的一种计算设备的结构示意图。如图11所示,该计算设备可以包括:处理器100,BMC200和存储器500。其中:存储器500中存储有计算机指令;处理器100和BMC200执行计算机指令,以使计算设备执行图5至图10任一所示的方法。
在上述实施例中,可以全部或部分地通过软件、硬件、固件或者其任意组合来实 现。当使用软件实现时,可以全部或部分地以计算机程序产品的形式实现。所述计算机程序产品包括一个或多个计算机指令。在计算机上加载和执行所述计算机程序指令时,全部或部分地产生按照本申请实施例所述的流程或功能。所述计算机可以是通用计算机、专用计算机、计算机网络、或者其他可编程装置。所述计算机指令可以存储在计算机可读存储介质中,或者通过所述计算机可读存储介质进行传输。所述计算机指令可以从一个网站站点、计算机、服务器或数据中心通过有线(例如同轴电缆、光纤、数字用户线(DSL))或无线(例如红外、无线、微波等)方式向另一个网站站点、计算机、服务器或数据中心进行传输。所述计算机可读存储介质可以是计算机能够存取的任何可用介质或者是包含一个或多个可用介质集成的服务器、数据中心等数据存储设备。所述可用介质可以是磁性介质,(例如,软盘、硬盘、磁带)、光介质(例如,DVD)、或者半导体介质(例如固态硬盘(solid state disk,SSD))等。
可以理解的是,在本申请的实施例中涉及的各种数字编号仅为描述方便进行的区分,并不用来限制本申请的实施例的范围。

Claims (22)

  1. 一种管理系统,其特征在于,包括:处理器和基板管理控制器BMC,所述处理器与所述BMC之间包括用于数据传输的数据总线;
    所述处理器用于将包括所述系统的第一管理数据的第一协议报文转换成第二协议报文,通过所述数据总线发送所述第二协议报文,其中,所述第二协议报文的协议类型为所述数据总线的传输协议类型,所述第一协议报文的协议类型与所述第二协议报文的协议类型不同,并且所述第一协议报文的传输速率低于所述第二协议报文的传输速率;
    所述BMC用于根据第一指令从所述数据总线接收所述第二协议报文。
  2. 根据权利要求1所述的管理系统,其特征在于,所述处理器与所述BMC之间还包括用于控制所述管理系统通过所述数据总线进行数据传输的控制总线。
  3. 根据权利要求1所述的管理系统,其特征在于,所述第一指令是:所述BMC自身产生的周期性指令,或所述处理器通过控制总线发送给所述BMC的指令,其中,所述控制总线是所述处理器与所述BMC之间用于控制所述管理系统通过所述数据总线进行数据传输的总线。
  4. 根据权利要求1-3所述的任一管理系统,其特征在于,所述BMC还用于将接收到的所述第二协议报文转换成第三协议报文,并从所述第三协议报文中获取所述第一管理数据,其中,所述第三协议报文的协议类型与所述第一协议报文的协议类型相同。
  5. 根据权利要求1所述的管理系统,其特征在于,所述BMC还用于将包括所述系统的第二管理数据的第四协议报文转换成第五协议报文,通过所述数据总线发送所述第五协议报文,其中,所述第四协议报文的协议类型与所述第五协议报文的协议类型不同,并且所述第四协议报文的传输速率低于所述第五协议报文的传输速率;
    所述处理器用于根据第二指令从所述数据总线接收所述第五协议报文,其中,所述第二指令是:所述BMC通过控制总线发送给所述处理器的指令,或所述处理器自身产生的周期性指令;所述控制总线是所述处理器与所述BMC之间用于控制所述管理系统通过所述数据总线进行数据传输的总线;
    所述处理器还用于将接收到的所述第五协议报文转换成第六协议报文,并从所述第六协议报文中获取所述第二管理数据;其中,所述第六协议报文的协议类型和所述第四协议报文的协议类型相同。
  6. 根据权利要求1-5所述的任一管理系统,其特征在于,所述数据总线包括高速外围组件互连PCIe和通用串行总线USB中的至少一种。
  7. 根据权利要求1-6所述的任一管理系统,其特征在于,所述第一协议报文的协议类型包括:块传输BT协议类型,键盘控制器样式KCS协议类型和邮箱MAILBOX协议类型中的一种或多种。
  8. 一种处理芯片,其特征在于,包括:处理器核、报文转换电路和数据总线接口电路;
    所述报文转换电路用于将包括第一管理数据的第一协议报文转换成第二协议报文;
    所述数据总线接口电路用于发送所述第二协议报文;
    其中,所述第二协议报文的协议类型为所述数据总线接口电路的传输协议类型,所述第一协议报文的协议类型与所述第二协议报文的协议类型不同,并且所述第一协议报文的传输速率低于所述第二协议报文的传输速率。
  9. 根据权利要求8所述的处理芯片,其特征在于,所述处理芯片还包括控制总线电路;
    所述控制总线电路用于发送第一指令,其中,所述第一指令用于指示接收所述第二协议报文。
  10. 根据权利要求9所述的处理芯片,其特征在于,所述报文转换电路还用于产生所述第一指令。
  11. 根据权利要求8-10所述的任一处理芯片,其特征在于,所述数据总线接口电路包括高速外围组件互连PCIe接口电路和通用串行总线USB接口电路中的至少一种。
  12. 根据权利要求8-11所述的任一处理芯片,其特征在于,所述第一协议报文的协议类型包括:块传输BT协议类型,键盘控制器样式KCS协议类型和邮箱MAILBOX协议类型中的一种或多种。
  13. 一种报文处理装置,其特征在于,包括:报文转换模块和报文发送模块;
    所述报文转换模块,用于将包括第一管理数据的第一协议报文转换成第二协议报文;
    所述报文发送模块,用于发送所述第二协议报文;
    其中,所述第二协议报文的协议类型为所述报文发送模块的支持的协议类型,所述第一协议报文的协议类型与所述第二协议报文的协议类型不同,并且所述第一协议报文的传输速率低于所述第二协议报文的传输速率。
  14. 根据权利要求13所述的装置,其特征在于,所述报文处理装置还包括控制信号发送模块;
    所述控制信号发送模块用于发送第一指令,其中,所述第一指令用于指示接收所述第二协议报文。
  15. 根据权利要求14所述的装置,其特征在于,所述报文转换模块,还用于产生所述第一指令。
  16. 根据权利要求13-15所述的任一装置,其特征在于,所述报文发送模块包括高速外围组件互连PCIe接口模块和通用串行总线USB接口模块中的至少一种。
  17. 根据权利要求13-16所述的任一装置,其特征在于,所述第一协议报文的协议类型包括:块传输BT协议类型,键盘控制器样式KCS协议类型和邮箱MAILBOX协议类型中的一种或多种。
  18. 一种系统管理方法,其特征在于,包括:
    将包括所述系统的第一管理数据的第一协议报文转换成第二协议报文,通过数据总线发送所述第二协议报文,其中,所述第二协议报文的协议类型为所述数据总线的传输协议类型,所述第一协议报文的协议类型与所述第二协议报文的协议类型不同,并且所述第一协议报文的传输速率低于所述第二协议报文的传输速率;
    根据第一指令从所述数据总线接收所述第二协议报文;
    将所述第二协议报文转换成所述第三协议报文,其中,所述第三协议报文的协议类型和第二协议报文的协议类型不同,所述第三协议报文协议类型和所述第一协议报文的协议类型相同;
    从所述第三协议报文中获取所述第一管理数据。
  19. 根据权利要求18所述的方法,其特征在于,所述第二协议报文包括高速外围组件互连PCIe报文和通用串行总线USB报文中的至少一种。
  20. 根据权利要求18或19所述的方法,其特征在于,所述第一协议报文或第三协议报文的协议类型包括:块传输BT协议类型,键盘控制器样式KCS协议类型和邮箱MAILBOX协议类型中的一种或多种。
  21. 根据权利要求18-20所述的任一方法,其特征在于,所述第一指令包括控制总线产生的指令,或周期性产生的指令。
  22. 一种计算设备,其特征在于,所述计算设备包括处理器,BMC和存储器;其中:
    所述存储器中存储有计算机指令;
    所述处理器和所述BMC执行所述计算机指令,以使所述计算设备执行根据权利要求18-21中任一项所述的方法。
PCT/CN2021/139231 2021-04-23 2021-12-17 一种管理系统、处理芯片、装置、设备及方法 WO2022222517A1 (zh)

Priority Applications (2)

Application Number Priority Date Filing Date Title
EP21937739.7A EP4318250A1 (en) 2021-04-23 2021-12-17 Management system, processing chip, apparatus, device, and method
US18/490,958 US20240045827A1 (en) 2021-04-23 2023-10-20 Management system, processing chip, apparatus, device, and method

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN202110443750.6A CN115237827A (zh) 2021-04-23 2021-04-23 一种管理系统、处理芯片、装置、设备及方法
CN202110443750.6 2021-04-23

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US18/490,958 Continuation US20240045827A1 (en) 2021-04-23 2023-10-20 Management system, processing chip, apparatus, device, and method

Publications (1)

Publication Number Publication Date
WO2022222517A1 true WO2022222517A1 (zh) 2022-10-27

Family

ID=83665760

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2021/139231 WO2022222517A1 (zh) 2021-04-23 2021-12-17 一种管理系统、处理芯片、装置、设备及方法

Country Status (4)

Country Link
US (1) US20240045827A1 (zh)
EP (1) EP4318250A1 (zh)
CN (1) CN115237827A (zh)
WO (1) WO2022222517A1 (zh)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108021518A (zh) * 2017-11-17 2018-05-11 华为技术有限公司 一种数据交互方法和计算设备
CN108228888A (zh) * 2018-01-31 2018-06-29 郑州云海信息技术有限公司 一种资产信息的管理方法、系统、装置及可读存储介质
CN209433401U (zh) * 2019-04-22 2019-09-24 山东超越数控电子股份有限公司 一种国产平台实现系统中断的结构
US20200285599A1 (en) * 2019-10-24 2020-09-10 Intel Corporation Programmable data bus inversion and configurable implementation

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108021518A (zh) * 2017-11-17 2018-05-11 华为技术有限公司 一种数据交互方法和计算设备
CN108228888A (zh) * 2018-01-31 2018-06-29 郑州云海信息技术有限公司 一种资产信息的管理方法、系统、装置及可读存储介质
CN209433401U (zh) * 2019-04-22 2019-09-24 山东超越数控电子股份有限公司 一种国产平台实现系统中断的结构
US20200285599A1 (en) * 2019-10-24 2020-09-10 Intel Corporation Programmable data bus inversion and configurable implementation

Also Published As

Publication number Publication date
US20240045827A1 (en) 2024-02-08
EP4318250A1 (en) 2024-02-07
CN115237827A (zh) 2022-10-25

Similar Documents

Publication Publication Date Title
US6381666B1 (en) Method and apparatus for extending the range of the universal serial bus protocol
US7787490B2 (en) Method and apparatus for multiplexing multiple protocol handlers on a shared memory bus
US8718065B2 (en) Transmission using multiple physical interface
JPH10503041A (ja) バス結合遅延時の調停方式
US20040177197A1 (en) Method and apparatus for extending the range of the universal serial bus protocol
US7111106B2 (en) Bus communication system by unrestrained connection and a communication control method therefor
CN109597782B (zh) 用于通过扩展介质来扩展usb 3.0兼容通信的方法和设备
US20050174877A1 (en) Bus arrangement and method thereof
US7493431B2 (en) Method and apparatus for extending the range of the universal serial bus protocol
CN108345555B (zh) 基于高速串行通信的接口桥接电路及其方法
JP2008086027A (ja) 遠隔要求を処理する方法および装置
US8788734B2 (en) Methods and devices for universal serial bus port event extension
KR101355326B1 (ko) 포트를 활성 상태로부터 대기 상태로 전이하는 방법, 통신장치에서 이용하기 위한 장치 및 데이터 통신 시스템
Ahuja S/Net: A high-speed interconnect for multiple computers
WO2009137996A1 (zh) 存储设备级联方法、存储系统及存储设备
WO2022222517A1 (zh) 一种管理系统、处理芯片、装置、设备及方法
CN210780877U (zh) 基于sdio接口的嵌入式多cpu互联电路
US20140075063A1 (en) Smart device with no AP
CN115543877B (zh) 一种pcie数据传输方法及相关装置
US20060080671A1 (en) Systems and methods for opportunistic frame queue management in SAS connections
US20220138137A1 (en) Usb device removal and ping intervention in an extension environment
EP2300925B1 (en) System to connect a serial scsi array controller to a storage area network
CN112416447A (zh) 一个usb端口实现多个复合功能设备的方法及复合设备
CN205983449U (zh) 一种基于pci‑e总线的数据传输装置
WO2024098869A1 (zh) 一种通信方法及装置

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 21937739

Country of ref document: EP

Kind code of ref document: A1

WWE Wipo information: entry into national phase

Ref document number: 2021937739

Country of ref document: EP

ENP Entry into the national phase

Ref document number: 2021937739

Country of ref document: EP

Effective date: 20231027

NENP Non-entry into the national phase

Ref country code: DE