WO2022176626A1 - 固体撮像装置および電子機器 - Google Patents
固体撮像装置および電子機器 Download PDFInfo
- Publication number
- WO2022176626A1 WO2022176626A1 PCT/JP2022/004144 JP2022004144W WO2022176626A1 WO 2022176626 A1 WO2022176626 A1 WO 2022176626A1 JP 2022004144 W JP2022004144 W JP 2022004144W WO 2022176626 A1 WO2022176626 A1 WO 2022176626A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- region
- photoelectric conversion
- imaging device
- solid
- state imaging
- Prior art date
Links
- 238000003384 imaging method Methods 0.000 title claims abstract description 318
- 238000006243 chemical reaction Methods 0.000 claims abstract description 319
- 239000004065 semiconductor Substances 0.000 claims abstract description 203
- 239000012535 impurity Substances 0.000 claims abstract description 133
- 238000005036 potential barrier Methods 0.000 claims abstract description 127
- 238000009825 accumulation Methods 0.000 claims abstract description 104
- 238000000926 separation method Methods 0.000 claims abstract description 98
- 239000011810 insulating material Substances 0.000 claims abstract description 53
- 230000015572 biosynthetic process Effects 0.000 claims abstract description 28
- 238000012546 transfer Methods 0.000 claims description 196
- 238000002955 isolation Methods 0.000 claims description 70
- 238000003860 storage Methods 0.000 claims description 48
- 230000001747 exhibiting effect Effects 0.000 claims description 26
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 17
- 230000003287 optical effect Effects 0.000 claims description 16
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 15
- 239000007787 solid Substances 0.000 claims 1
- 230000005540 biological transmission Effects 0.000 abstract description 8
- 239000010410 layer Substances 0.000 description 157
- 238000005516 engineering process Methods 0.000 description 75
- 238000001514 detection method Methods 0.000 description 46
- 238000000034 method Methods 0.000 description 40
- 238000012545 processing Methods 0.000 description 32
- 238000004519 manufacturing process Methods 0.000 description 31
- 238000010586 diagram Methods 0.000 description 30
- 230000000694 effects Effects 0.000 description 29
- 230000006870 function Effects 0.000 description 29
- 230000008569 process Effects 0.000 description 26
- 101100243108 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) PDI1 gene Proteins 0.000 description 25
- 210000003128 head Anatomy 0.000 description 25
- 238000004891 communication Methods 0.000 description 18
- 239000000758 substrate Substances 0.000 description 18
- 230000003321 amplification Effects 0.000 description 14
- 238000003199 nucleic acid amplification method Methods 0.000 description 14
- 230000000875 corresponding effect Effects 0.000 description 12
- 238000002674 endoscopic surgery Methods 0.000 description 12
- 230000008859 change Effects 0.000 description 11
- 229910052581 Si3N4 Inorganic materials 0.000 description 10
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 10
- 229910004298 SiO 2 Inorganic materials 0.000 description 8
- 238000002513 implantation Methods 0.000 description 7
- 239000012212 insulator Substances 0.000 description 7
- 230000004888 barrier function Effects 0.000 description 6
- 238000013461 design Methods 0.000 description 6
- 230000001276 controlling effect Effects 0.000 description 5
- 230000006866 deterioration Effects 0.000 description 5
- 238000001312 dry etching Methods 0.000 description 5
- 238000001356 surgical procedure Methods 0.000 description 5
- 241000519995 Stachys sylvatica Species 0.000 description 4
- 238000009826 distribution Methods 0.000 description 4
- 230000005284 excitation Effects 0.000 description 4
- 230000007246 mechanism Effects 0.000 description 4
- 239000000203 mixture Substances 0.000 description 4
- 230000002093 peripheral effect Effects 0.000 description 4
- 229920006395 saturated elastomer Polymers 0.000 description 4
- 208000005646 Pneumoperitoneum Diseases 0.000 description 3
- 230000007423 decrease Effects 0.000 description 3
- 238000009792 diffusion process Methods 0.000 description 3
- 238000010336 energy treatment Methods 0.000 description 3
- 238000007667 floating Methods 0.000 description 3
- 239000007943 implant Substances 0.000 description 3
- 238000002347 injection Methods 0.000 description 3
- 239000007924 injection Substances 0.000 description 3
- 230000003071 parasitic effect Effects 0.000 description 3
- 210000004204 blood vessel Anatomy 0.000 description 2
- 239000003153 chemical reaction reagent Substances 0.000 description 2
- 230000000295 complement effect Effects 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- MOFVSTNWEDAEEK-UHFFFAOYSA-M indocyanine green Chemical compound [Na+].[O-]S(=O)(=O)CCCCN1C2=CC=C3C=CC=CC3=C2C(C)(C)C1=CC=CC=CC=CC1=[N+](CCCCS([O-])(=O)=O)C2=CC=C(C=CC=C3)C3=C2C1(C)C MOFVSTNWEDAEEK-UHFFFAOYSA-M 0.000 description 2
- 229960004657 indocyanine green Drugs 0.000 description 2
- 238000009434 installation Methods 0.000 description 2
- 239000011229 interlayer Substances 0.000 description 2
- 239000011159 matrix material Substances 0.000 description 2
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 150000004706 metal oxides Chemical class 0.000 description 2
- 230000002194 synthesizing effect Effects 0.000 description 2
- 235000012431 wafers Nutrition 0.000 description 2
- 101100207343 Antirrhinum majus 1e20 gene Proteins 0.000 description 1
- 240000004050 Pentaglottis sempervirens Species 0.000 description 1
- 235000004522 Pentaglottis sempervirens Nutrition 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 230000001133 acceleration Effects 0.000 description 1
- 230000000740 bleeding effect Effects 0.000 description 1
- 230000003139 buffering effect Effects 0.000 description 1
- 229910052681 coesite Inorganic materials 0.000 description 1
- 238000002485 combustion reaction Methods 0.000 description 1
- 239000002131 composite material Substances 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 238000012937 correction Methods 0.000 description 1
- 230000002596 correlated effect Effects 0.000 description 1
- 229910052906 cristobalite Inorganic materials 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 238000002073 fluorescence micrograph Methods 0.000 description 1
- 230000001678 irradiating effect Effects 0.000 description 1
- 230000031700 light absorption Effects 0.000 description 1
- 238000012423 maintenance Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 238000002406 microsurgery Methods 0.000 description 1
- 239000003595 mist Substances 0.000 description 1
- 230000000116 mitigating effect Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 239000013307 optical fiber Substances 0.000 description 1
- 230000001151 other effect Effects 0.000 description 1
- 238000007639 printing Methods 0.000 description 1
- 210000001747 pupil Anatomy 0.000 description 1
- 238000005070 sampling Methods 0.000 description 1
- 238000007789 sealing Methods 0.000 description 1
- 230000035945 sensitivity Effects 0.000 description 1
- 230000035939 shock Effects 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 229910052682 stishovite Inorganic materials 0.000 description 1
- 239000002344 surface layer Substances 0.000 description 1
- 229910052905 tridymite Inorganic materials 0.000 description 1
- 230000000007 visual effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14609—Pixel-elements with integrated switching, control, storage or amplification elements
- H01L27/14612—Pixel-elements with integrated switching, control, storage or amplification elements involving a transistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14609—Pixel-elements with integrated switching, control, storage or amplification elements
- H01L27/1461—Pixel-elements with integrated switching, control, storage or amplification elements characterised by the photosensitive area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14625—Optical elements or arrangements associated with the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/1463—Pixel isolation structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14638—Structures specially adapted for transferring the charges across the imager perpendicular to the imaging plane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14641—Electronic components shared by two or more pixel-elements, e.g. one amplifier shared by two pixel elements
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/70—SSIS architectures; Circuits associated therewith
- H04N25/76—Addressed sensors, e.g. MOS or CMOS sensors
- H04N25/77—Pixel circuitry, e.g. memories, A/D converters, pixel amplifiers, shared circuits or shared components
- H04N25/778—Pixel circuitry, e.g. memories, A/D converters, pixel amplifiers, shared circuits or shared components comprising amplifiers shared between a plurality of pixels, i.e. at least one part of the amplifier must be on the sensor array itself
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14603—Special geometry or disposition of pixel-elements, address-lines or gate-electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14634—Assemblies, i.e. Hybrid structures
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/70—SSIS architectures; Circuits associated therewith
- H04N25/703—SSIS architectures incorporating pixels for producing signals other than image signals
- H04N25/704—Pixels specially adapted for focusing, e.g. phase difference pixel sets
Definitions
- the present technology (technology according to the present disclosure) relates to a solid-state imaging device and electronic equipment, and more particularly to a solid-state imaging device and electronic equipment having phase difference detection pixels.
- Patent Document 1 Conventionally, there is a method of dividing the pupil by embedding multiple photoelectric conversion elements under a single on-chip lens. See Patent Document 1).
- phase difference detection is performed by independently reading signal charges photoelectrically converted by a plurality of photodiodes arranged under one on-chip lens as signals during phase difference detection. In some cases, these signals are added at the time of imaging and processed as a signal of one pixel.
- the linearity of signals after addition may not be maintained.
- a structure is known in which the height of the potential barrier between the photodiodes is made lower than the height of the barrier under the transfer gate (for example, Patent Document 2). .
- phase difference detection pixel In the phase difference detection pixel described in Patent Document 2, it is important to control the height of the potential barrier between the multiple photodiodes. This is because, depending on the height of the potential barrier, a trade-off occurs between the signal range at the time of addition in which linearity with respect to the amount of light is maintained and the signal range used for phase difference detection.
- the distance between the separation region that separates the plurality of photodiodes and the transfer gate may become close. Therefore, the isolation region that isolates the plurality of photodiodes is modulated under the influence of the on/off operation of the transfer gate, and the barrier height may change.
- An object of the present technology is to provide a solid-state imaging device and an electronic device capable of suppressing narrowing of the signal range in which phase difference detection is possible.
- a solid-state imaging device includes a semiconductor layer having one surface as a light incident surface and the other surface as an element formation surface, wherein the semiconductor layer includes a first photoelectric conversion unit and a second photoelectric conversion unit. a photoelectric conversion unit; a separation unit provided between the first photoelectric conversion unit and the second photoelectric conversion unit and capable of forming a first potential barrier; a charge storage region; A first transfer transistor capable of transferring signal charges to the charge accumulation region and forming a second potential barrier higher than the first potential barrier when not transferring the signal charges, and transferring the signal charges from the second photoelectric conversion section to the charge accumulation region. and a second transfer transistor capable of forming the second potential barrier when the transfer is not performed. It includes an extending first region made of an insulating material, and a second region made of a semiconductor region provided on the light incident surface side of the first region and implanted with an impurity exhibiting a first conductivity type.
- An electronic device includes the solid-state imaging device and an optical system that forms an image of image light from a subject on the solid-state imaging device.
- FIG. 1 is a chip layout diagram showing a configuration example of a solid-state imaging device according to a first embodiment of the present technology
- FIG. 1 is a block diagram showing a configuration example of a solid-state imaging device according to a first embodiment of the present technology
- FIG. It is an equivalent circuit diagram of a pixel of the solid-state imaging device according to the first embodiment of the present technology.
- FIG. 2 is a cross-sectional view showing a relative relationship between each configuration when a plurality of pixels of the solid-state imaging device according to the first embodiment of the present technology are cross-sectionally viewed on the first surface
- 4B is a schematic diagram showing the potential distribution relationship of each component along the DD section line of FIG. 4A;
- FIG. 2 is a cross-sectional view showing the relative relationship between each configuration when the pixels of the solid-state imaging device according to the first embodiment of the present technology are cross-sectionally viewed from the first surface;
- FIG. 6B is a vertical cross-sectional view showing the main part of the cross-sectional structure taken along line AA of FIG. 6A;
- FIG. 6B is a vertical cross-sectional view showing the main part of the cross-sectional structure taken along line BB of FIG.
- FIG. 6A 6 is a graph showing the output of the photoelectric conversion unit of the solid-state imaging device according to the first embodiment of the present technology with respect to the amount of incident light;
- FIG. 4 is a schematic diagram showing changes in signal charge amount accumulated in the photoelectric conversion unit of the solid-state imaging device according to the first embodiment of the present technology;
- FIG. 8B is a schematic diagram showing a change subsequent to FIG. 8A;
- FIG. 8B is a schematic diagram showing a change subsequent to FIG. 8B;
- FIG. 8D is a schematic diagram showing a change subsequent to FIG. 8C.
- 4A and 4B are schematic diagrams showing changes in potential barriers and movement of signal charges when a first transfer transistor is turned on and off in the solid-state imaging device according to the first embodiment of the present technology;
- FIG. 4A and 4B are schematic diagrams showing changes in potential barriers and movement of signal charges when a first transfer transistor is turned on and off in the solid-state imaging device according to the first embodiment of the present technology;
- FIG. 9B is a schematic diagram showing changes in potential barriers and movement of signal charges subsequent to FIG. 9A;
- FIG. 9B is a schematic diagram showing changes in potential barriers and movement of signal charges subsequent to FIG. 9B;
- It is process sectional drawing which shows the manufacturing method of the solid-state imaging device which concerns on 1st Embodiment of this technique.
- 10B is a process cross-sectional view following FIG. 10A;
- FIG. 10B is a process cross-sectional view subsequent to FIG. 10B;
- FIG. 10D is a process cross-sectional view subsequent to FIG. 10C;
- FIG. 10C is a process cross-sectional view subsequent to FIG. 10D;
- FIG. 10C is a process cross-sectional view subsequent to FIG. 10E;
- FIG. 10B is a process cross-sectional view following FIG. 10A;
- FIG. 10B is a process cross-sectional view subsequent to FIG. 10B;
- FIG. 10D is a process cross-sectional view subsequent
- FIG. 10 is a schematic diagram showing the potential distribution relationship of each component when a first potential barrier is set high in a conventional solid-state imaging device; 11B is a graph showing the output of the photoelectric conversion unit with respect to the amount of incident light when the first potential barrier is changed to be larger in the setting of the first potential barrier in FIG. 11A; FIG. 10 is a schematic diagram showing the potential distribution relationship of each component when a first potential barrier is set to be low in a conventional solid-state imaging device; 11C is a graph showing the output of the photoelectric conversion unit with respect to the amount of incident light in the setting of the first potential barrier of FIG. 11C.
- FIG. 10 is a schematic diagram showing changes in potential barriers and movement of signal charges when a first transfer transistor of a conventional solid-state imaging device is turned on and off;
- FIG. 12B is a schematic diagram showing changes in potential barriers and movement of signal charges subsequent to FIG. 12A.
- FIG. 12B is a schematic diagram showing changes in potential barriers and movement of signal charges subsequent to FIG. 12B;
- It is process sectional drawing which shows the other manufacturing method of the solid-state imaging device which concerns on 1st Embodiment of this technique.
- FIG. 7 is a cross-sectional view showing the relative relationship between each configuration when the pixels of the solid-state imaging device according to the second embodiment of the present technology are cross-sectionally viewed from the first surface;
- FIG. 14B is a vertical cross-sectional view showing the main part of the cross-sectional structure taken along line AA of FIG. 14A;
- FIG. 14B is a vertical cross-sectional view showing the main part of the cross-sectional structure taken along line BB of FIG. 14A;
- FIG. 14B is a cross-sectional view showing the cross-sectional structure along the CC section line of FIG. 14B;
- FIG. 11 is a cross-sectional view showing the relative relationship between each configuration when the pixels of the solid-state imaging device according to the third embodiment of the present technology are cross-sectionally viewed from the first surface;
- FIG. 15B is a vertical cross-sectional view showing the main part of the cross-sectional structure taken along line AA of FIG. 15A;
- FIG. 15B is a vertical cross-sectional view showing the main part of the cross-sectional structure taken along line BB of FIG. 15A;
- FIG. 15B is a cross-sectional view showing the cross-sectional structure along the CC section line of FIG. 15B;
- FIG. 12 is a cross-sectional view showing the relative relationship between each configuration when the pixels of the solid-state imaging device according to the fourth embodiment of the present technology are cross-sectionally viewed from the first surface;
- FIG. 16B is a vertical cross-sectional view showing the main part of the cross-sectional structure taken along line AA of FIG. 16A;
- FIG. 16B is a vertical cross-sectional view showing the main part of the cross-sectional structure taken along line BB of FIG. 16A;
- FIG. 14 is a cross-sectional view showing the relative relationship between each configuration when the pixels of the solid-state imaging device according to the fifth embodiment of the present technology are cross-sectionally viewed from the first surface;
- FIG. 17B is a vertical cross-sectional view showing the main part of the cross-sectional structure taken along line BB of FIG. 17A;
- FIG. 14 is a cross-sectional view showing the relative relationship between each configuration when the pixels of the solid-state imaging device according to the sixth embodiment of the present technology are cross-sectionally viewed from the first surface;
- FIG. 18B is a vertical cross-sectional view showing the main part of the cross-sectional structure taken along line BB of FIG.
- FIG. 18A It is process sectional drawing which shows the manufacturing method of the solid-state imaging device which concerns on 6th Embodiment of this technique.
- 19B is a process cross-sectional view following FIG. 19A;
- FIG. FIG. 20 is a cross-sectional view showing the relative relationship between each configuration when the pixels of the solid-state imaging device according to the seventh embodiment of the present technology are cross-sectionally viewed from the first surface;
- FIG. 20B is a vertical cross-sectional view showing the main part of the cross-sectional structure taken along line AA of FIG. 20A;
- FIG. 20B is a vertical cross-sectional view showing the main part of the cross-sectional structure taken along line BB of FIG. 20A;
- FIG. 20 is a cross-sectional view showing the relative relationship between each configuration when the pixels of the solid-state imaging device according to the eighth embodiment of the present technology are cross-sectionally viewed from the first surface;
- FIG. 21B is a vertical cross-sectional view showing the main part of the cross-sectional structure taken along line AA of FIG. 21A;
- FIG. 21B is a vertical cross-sectional view showing the main part of the cross-sectional structure taken along line BB of FIG. 21A;
- It is process sectional drawing which shows the manufacturing method of the solid-state imaging device which concerns on 8th Embodiment of this technique.
- FIG. 22B is a process cross-sectional view subsequent to FIG. 22A;
- FIG. 22B is a process cross-sectional view subsequent to FIG. 22B;
- FIG. 22C is a process cross-sectional view subsequent to FIG. 22C;
- FIG. 22C is a cross-sectional view of the process following FIG. 22D;
- FIG. 22E is a process cross-sectional view subsequent to FIG. 22E;
- FIG. 22F is a process cross-sectional view subsequent to FIG. 22F;
- FIG. 22G is a cross-sectional view of the process following FIG. 22G;
- FIG. 22H is a process cross-sectional view subsequent to FIG. 22H;
- FIG. 20 is a cross-sectional view showing the relative relationship between each configuration when the pixels of the solid-state imaging device according to the ninth embodiment of the present technology are cross-sectionally viewed from the first surface;
- FIG. 20 is a cross-sectional view showing the relative relationship between each configuration when the pixels of the solid-state imaging device according to the ninth embodiment of the present technology are cross-sectionally viewed from the first surface;
- FIG. 20 is a cross-sectional view showing the relative relationship between each configuration
- FIG. 20 is a cross-sectional view showing the relative relationship between each configuration when the pixels of the solid-state imaging device according to the tenth embodiment of the present technology are cross-sectionally viewed from the first surface;
- FIG. 24B is a vertical cross-sectional view showing a part of the cross-sectional structure taken along the line EE of FIG. 24A;
- FIG. 20 is a cross-sectional view showing the relative relationship between each configuration when the pixels of the solid-state imaging device according to the eleventh embodiment of the present technology are cross-sectionally viewed from the first surface;
- FIG. 25B is a vertical cross-sectional view showing the main part of the cross-sectional structure taken along line BB of FIG.
- FIG. 25A It is an equivalent circuit diagram of a pixel of a solid-state imaging device according to an eleventh embodiment of the present technology.
- FIG. 20 is a cross-sectional view showing the relative relationship between each configuration when the pixels of the solid-state imaging device according to the twelfth embodiment of the present technology are cross-sectionally viewed from the first surface;
- FIG. 27B is a vertical cross-sectional view showing the main part of the cross-sectional structure taken along line FF of FIG. 27A;
- FIG. 20 is an equivalent circuit diagram of a pixel of a solid-state imaging device according to a twelfth embodiment of the present technology;
- FIG. 20 is a vertical cross-sectional view showing a main part of a cross-section of a layered structure of a solid-state imaging device according to a thirteenth embodiment of the present technology
- FIG. 20 is a vertical cross-sectional view showing a main part of a cross-section of a layered structure of a solid-state imaging device according to a fourteenth embodiment of the present technology
- 1 is a block diagram showing a configuration example of an imaging device mounted on an electronic device
- FIG. 1 is a block diagram showing an example of a schematic configuration of a vehicle control system
- FIG. FIG. 4 is an explanatory diagram showing an example of installation positions of an outside information detection unit and an imaging unit
- 1 is a diagram showing an example of a schematic configuration of an endoscopic surgery system
- FIG. 3 is a block diagram showing an example of functional configurations of a camera head and a CCU;
- first to fourteenth embodiments are examples of apparatuses and methods for embodying the technical idea of the present technology, and the technical idea of the present technology is The material, shape, structure, arrangement, etc. are not specified as follows. Various modifications can be made to the technical idea of the present technology within the technical scope defined by the claims.
- CMOS Complementary Metal Oxide Semiconductor
- a solid-state imaging device 1 As shown in FIG. 1, a solid-state imaging device 1 according to the first embodiment of the present technology is mainly configured of a semiconductor chip 2 having a square two-dimensional planar shape when viewed from above. That is, the solid-state imaging device 1 is mounted on the semiconductor chip 2 . As shown in FIG. 31, this solid-state imaging device 1 takes in image light (incident light 111) from a subject through an optical system (optical lens) 102, and the amount of incident light 111 formed on an imaging surface is is converted into an electric signal for each pixel and output as a pixel signal.
- image light incident light 111
- optical system optical lens
- a semiconductor chip 2 on which a solid-state imaging device 1 is mounted has a rectangular pixel region 2A provided in the center and a pixel region 2A in a two-dimensional plane including X and Y directions that intersect with each other.
- a peripheral region 2B is provided outside the pixel region 2A so as to surround the pixel region 2A.
- the pixel area 2A is a light receiving surface that receives light condensed by the optical system 102 shown in FIG. 31, for example.
- a plurality of pixels 3 are arranged in a matrix on a two-dimensional plane including the X direction and the Y direction.
- the pixels 3 are arranged repeatedly in each of the X and Y directions that intersect each other within a two-dimensional plane.
- the X direction and the Y direction are orthogonal to each other as an example.
- a direction orthogonal to both the X direction and the Y direction is the Z direction (thickness direction).
- a plurality of bonding pads 14 are arranged in the peripheral region 2B.
- Each of the plurality of bonding pads 14 is arranged, for example, along each of four sides in the two-dimensional plane of the semiconductor chip 2 .
- Each of the plurality of bonding pads 14 is an input/output terminal used when electrically connecting the semiconductor chip 2 to an external device.
- the semiconductor chip 2 includes a logic circuit 13 including a vertical drive circuit 4, a column signal processing circuit 5, a horizontal drive circuit 6, an output circuit 7, a control circuit 8, and the like.
- the logic circuit 13 is composed of a CMOS (Complementary MOS) circuit having, for example, an n-channel conductivity type MOSFET (Metal Oxide Semiconductor Field Effect Transistor) and a p-channel conductivity type MOSFET as field effect transistors.
- CMOS Complementary MOS
- the vertical driving circuit 4 is composed of, for example, a shift register.
- the vertical drive circuit 4 sequentially selects desired pixel drive lines 10, supplies pulses for driving the pixels 3 to the selected pixel drive lines 10, and drives the pixels 3 in row units. That is, the vertical drive circuit 4 sequentially selectively scans the pixels 3 in the pixel region 2A in the vertical direction row by row, and outputs signals from the pixels 3 based on the signal charges generated by the photoelectric conversion elements of the pixels 3 according to the amount of received light.
- a pixel signal is supplied to the column signal processing circuit 5 through the vertical signal line 11 .
- the column signal processing circuit 5 is arranged, for example, for each column of the pixels 3, and performs signal processing such as noise removal on the signals output from the pixels 3 of one row for each pixel column.
- the column signal processing circuit 5 performs signal processing such as CDS (Correlated Double Sampling) and AD (Analog Digital) conversion for removing pixel-specific fixed pattern noise.
- a horizontal selection switch (not shown) is connected between the output stage of the column signal processing circuit 5 and the horizontal signal line 12 .
- the horizontal driving circuit 6 is composed of, for example, a shift register.
- the horizontal driving circuit 6 sequentially outputs a horizontal scanning pulse to the column signal processing circuit 5 to select each of the column signal processing circuits 5 in order, and the pixels subjected to the signal processing from each of the column signal processing circuits 5 are selected.
- a signal is output to the horizontal signal line 12 .
- the output circuit 7 performs signal processing on pixel signals sequentially supplied from each of the column signal processing circuits 5 through the horizontal signal line 12 and outputs the processed signal.
- signal processing for example, buffering, black level adjustment, column variation correction, and various digital signal processing can be used.
- the control circuit 8 generates a clock signal and a control signal that serve as references for the operation of the vertical drive circuit 4, the column signal processing circuit 5, the horizontal drive circuit 6, etc. based on the vertical synchronization signal, the horizontal synchronization signal, and the master clock signal. Generate. The control circuit 8 then outputs the generated clock signal and control signal to the vertical drive circuit 4, the column signal processing circuit 5, the horizontal drive circuit 6, and the like.
- each pixel 3 has a photoelectric conversion unit 21 .
- the photoelectric conversion unit 21 includes photoelectric conversion elements PD1 and PD2, charge accumulation regions (floating diffusion) FD1 and FD2 for accumulating (holding) signal charges photoelectrically converted by the photoelectric conversion elements PD1 and PD2, and and transfer transistors TR1 and TR2 for transferring signal charges photoelectrically converted by the photoelectric conversion elements PD1 and PD2 to the charge accumulation regions FD1 and FD2.
- each pixel 3 of the plurality of pixels 3 includes a readout circuit 15 electrically connected to the photoelectric conversion unit 21 and the charge accumulation regions FD1 and FD2.
- Each of the two photoelectric conversion elements PD1 and PD2 generates signal charges according to the amount of light received.
- the photoelectric conversion elements PD1 and PD2 also temporarily store (hold) the generated signal charges.
- the photoelectric conversion element PD1 has a cathode side electrically connected to the source region of the transfer transistor TR1, and an anode side electrically connected to a reference potential line (for example, ground).
- the photoelectric conversion element PD2 has a cathode side electrically connected to the source region of the transfer transistor TR2, and an anode side electrically connected to a reference potential line (for example, ground).
- Photodiodes for example, are used as the photoelectric conversion elements PD1 and PD2.
- the drain region of the transfer transistor TR1 is electrically connected to the charge accumulation region FD1.
- a gate electrode of the transfer transistor TR1 is electrically connected to a transfer transistor drive line among the pixel drive lines 10 (see FIG. 2).
- a drain region of the transfer transistor TR2 is electrically connected to the charge storage region FD2.
- a gate electrode of the transfer transistor TR is electrically connected to a transfer transistor drive line among the pixel drive lines 10 .
- the charge accumulation region FD1 temporarily accumulates and holds signal charges transferred from the photoelectric conversion element PD1 via the transfer transistor TR1.
- the charge accumulation region FD2 temporarily accumulates and holds signal charges transferred from the photoelectric conversion element PD2 via the transfer transistor TR2.
- the readout circuit 15 reads the signal charges accumulated in the charge accumulation regions FD1 and FD2, and outputs pixel signals based on the signal charges.
- the readout circuit 15 includes, but is not limited to, pixel transistors such as an amplification transistor AMP, a selection transistor SEL, and a reset transistor RST. These transistors (AMP, SEL, RST) have a gate insulating film made of, for example, a silicon oxide film ( SiO2 film), a gate electrode, and a pair of main electrode regions functioning as a source region and a drain region. It consists of MOSFETs.
- These transistors may be MISFETs (Metal Insulator Semiconductor FETs) whose gate insulating film is a silicon nitride film (Si 3 N 4 film), or a laminated film of a silicon nitride film and a silicon oxide film.
- MISFETs Metal Insulator Semiconductor FETs
- the amplification transistor AMP has a source region electrically connected to the drain region of the selection transistor SEL, and a drain region electrically connected to the power supply line Vdd and the drain region of the reset transistor.
- a gate electrode of the amplification transistor AMP is electrically connected to the charge storage regions FD1 and FD2 and the source region of the reset transistor RST.
- the selection transistor SEL has a source region electrically connected to the vertical signal line 11 (VSL) and a drain electrically connected to the source region of the amplification transistor AMP.
- a gate electrode of the select transistor SEL is electrically connected to a select transistor drive line among the pixel drive lines 10 (see FIG. 2).
- the reset transistor RST has a source region electrically connected to the charge storage regions FD1 and FD2 and the gate electrode of the amplification transistor AMP, and a drain region electrically connected to the power supply line Vdd and the drain region of the amplification transistor AMP.
- a gate electrode of the reset transistor RST is electrically connected to a reset transistor drive line among the pixel drive lines 10 (see FIG. 2).
- An electronic device equipped with the solid-state imaging device 1 reads signal charges from each of the two photoelectric conversion elements PD1 and PD2 and detects the phase difference.
- the focus is correct, there is no difference in the amount of signal charge accumulated in the photoelectric conversion element PD1 and the photoelectric conversion element PD2.
- the focus is not correct, as shown in FIG. There is a difference between the amount Q2 of the signal charge accumulated in .
- the electronic device performs an operation such as operating the objective lens so as to match the line of Q1 and the line of Q2 in the range between 0 and L1 of light intensity, and aligns both straight lines. Let This is autofocus.
- the electronic device when the focus adjustment is finished, the electronic device generates an image using the added signal charges Q3 accumulated in the light amount range from 0 to L3 in FIG. 7, for example.
- the solid-state imaging device 1 includes a semiconductor layer 20 having a first surface S1 and a second surface S2 located on opposite sides of each other, and on the first surface S1 side of the semiconductor layer 20, It includes a multilayer wiring layer 30 including an interlayer insulating film 31 and a wiring layer 32 and a support substrate 41, which are sequentially provided from the first surface S1 side.
- the semiconductor chip 2 also includes known members such as a color filter 42 and a microlens (on-chip lens) layer 43 on the second surface S2 side of the semiconductor layer 20 .
- the microlens layer 43 has a plurality of microlenses 43a.
- the semiconductor layer 20 is composed of, for example, a single crystal silicon substrate.
- a p-type well region is provided in the semiconductor layer 20 .
- the color filter 42 and the microlens 43a are provided for each pixel 3, respectively.
- the color filter 42 color-separates the incident light that is incident from the light incident surface side of the semiconductor chip 2 and has passed through the microlenses 43a.
- the microlenses 43 a condense the irradiation light and allow the condensed light to enter the pixels 3 efficiently.
- one color filter 42 and one microlens 43a are provided so as to cover both a first photoelectric conversion unit 23L and a second photoelectric conversion unit 23R, which will be described later.
- the first surface S1 of the semiconductor layer 20 is sometimes called an element forming surface or main surface, and the second surface S2 side is sometimes called a light incident surface or back surface.
- the solid-state imaging device 1 of the first embodiment converts light incident from the second surface (light incident surface, back surface) S2 side of the semiconductor layer 20 into a first photoelectric conversion unit 23L provided in the semiconductor layer 20 and described later. and photoelectrically converted by the second photoelectric conversion unit 23R.
- the semiconductor layer 20 has island-shaped active regions (element forming regions) 20 a partitioned by the unit isolation portions 22 .
- This active region 20 a is provided for each pixel 3 .
- the semiconductor layer 20 has a plurality of such unit isolation portions 22 .
- FIG. 4A illustrates a total of four pixels 3 arranged repeatedly in the X and Y directions, but the number of pixels 3 is not limited to this number.
- each active region 20a provided for each pixel 3 is provided with a photoelectric conversion unit 21.
- the semiconductor layer 20 has a plurality of photoelectric conversion units 21 provided for each pixel 3 . Adjacent photoelectric conversion units 21 are separated by a unit separating portion 22 provided in the semiconductor layer 20 .
- one photoelectric conversion unit 21 is surrounded by the unit separating section 22 .
- Each of the photoelectric conversion units 21 includes a first photoelectric conversion section 23L (photoelectric conversion element PD1), a second photoelectric conversion section 23R (photoelectric conversion element PD2), a separation section 50, and a second photoelectric conversion section 23R (photoelectric conversion element PD2) provided in the active region 20a. It has a 1 transfer transistor 24L, a second transfer transistor 24R, a first charge storage region (FD1) 25L, and a second charge storage region (FD2) 25R.
- Each of the first photoelectric conversion unit 23L and the second photoelectric conversion unit 23R photoelectrically converts light incident from the second surface (light incident surface, rear surface) S2 side of the semiconductor layer 20 to generate signal charges.
- Each of the first photoelectric conversion unit 23L and the second photoelectric conversion unit 23R also functions as a charge accumulation region that temporarily accumulates the generated signal charge.
- the first photoelectric conversion section 23L and the second photoelectric conversion section 23R are arranged in the photoelectric conversion unit 21 along the first direction.
- the first direction is described as being the X direction, but it may be any direction other than the X direction as long as it is perpendicular to the thickness direction.
- each of the first photoelectric conversion unit 23L and the second photoelectric conversion unit 23R includes a semiconductor region of the second conductivity type, for example, the n-type.
- the first transfer transistor 24L shown in FIGS. 4A, 5, etc. corresponds to the transfer transistor TR1 in FIG.
- the first transfer transistor 24L is provided on the first surface S1 side of the semiconductor layer 20, and is an n-channel MOSFET, for example.
- the first transfer transistor 24L is provided so as to form a channel in an active region between the first photoelectric conversion section 23L and the first charge storage region 25L, and a gate (not shown) sequentially stacked on the first surface S1. It has an insulating film and a transfer gate electrode TRG1.
- the first transfer transistor 24L is turned on and off according to the voltage between the gate and the source, thereby transferring signal charges from the first photoelectric conversion section 23L functioning as a source region to the first charge accumulation region 25L functioning as a drain region. Sometimes it transfers, sometimes it doesn't. Here, it is assumed that the signal charge is transferred when the first transfer transistor 24L is on, and the signal charge is not transferred when it is off.
- the potential barrier P1 is higher than a first potential barrier P1, which will be described later.
- a second potential barrier P2 can be formed.
- the second transfer transistor 24R shown in FIGS. 4A, 5, etc. corresponds to the transfer transistor TR2 in FIG.
- the second transfer transistor 24R is provided on the first surface S1 side of the semiconductor layer 20, and is an n-channel MOSFET, for example.
- the second transfer transistor 24R is provided so as to form a channel in an active region between the second photoelectric conversion section 23R and the second charge storage region 25R, and a gate (not shown) sequentially stacked on the first surface S1. It has an insulating film and a transfer gate electrode TRG2.
- the second transfer transistor 24R is turned on and off according to the voltage between the gate and the source, thereby transferring signal charges from the second photoelectric conversion unit 23R functioning as a source region to the second charge accumulation region 25R functioning as a drain region. Sometimes it transfers, sometimes it doesn't. Here, it is assumed that the signal charge is transferred when the second transfer transistor 24R is on, and the signal charge is not transferred when it is off.
- the potential barrier P1 is higher than a first potential barrier P1, which will be described later.
- a second potential barrier P2 can be formed.
- the first charge accumulation region 25L is provided closer to the first surface S1 of the semiconductor layer 20, and is a charge accumulation region that temporarily accumulates signal charges transferred from the first photoelectric conversion unit 23L.
- the first charge storage region 25L is a floating diffusion region of the second conductivity type, eg, n-type.
- the second charge accumulation region 25R is provided near the first surface S1 of the semiconductor layer 20, and is a charge accumulation region that temporarily accumulates signal charges transferred from the second photoelectric conversion unit 23R.
- the second charge storage region 25R is a floating diffusion region of the second conductivity type, eg, n-type.
- the separation unit 50 is provided between the first photoelectric conversion unit 23L and the second photoelectric conversion unit 23R, and separates the first photoelectric conversion unit 23L and the second photoelectric conversion unit 23L. It is an intra-pixel unit separation section that separates the section 23R. As shown in FIG. 4B, the isolation portion 50 can form a first potential barrier P1 that is lower than the second potential barrier P2 described above. Since the separation unit 50 forms the first potential barrier P1 between the first photoelectric conversion unit 23L and the second photoelectric conversion unit 23R, each of the first photoelectric conversion unit 23L and the second photoelectric conversion unit 23R Signal charges can be accumulated independently up to the height of the first potential barrier P1.
- the first potential barrier P1 passes through the overflow path provided between the first photoelectric conversion unit 23L and the second photoelectric conversion unit 23R. A signal charge flows from one of the photoelectric conversion unit 23L and the second photoelectric conversion unit 23R to the other.
- the height of the first potential barrier P1 is controlled by the impurity concentration.
- such a separation portion 50 includes a first region 51 made of an insulating material extending in the thickness direction of the semiconductor layer 20 from the first surface S1 side, and a first region 51 extending in the thickness direction. and a second region 52 formed on the second surface S2 side and formed of a semiconductor region implanted with an impurity exhibiting the first conductivity type. Further, as shown in FIG. 6A, the separating portion 50 protrudes in a plan view from the unit separating portion 22 provided along the X direction toward the first region 51 and the second region 52 in a protruding manner. and a third region 53 made of a semiconductor region implanted with an impurity exhibiting a type.
- Regions other than a second portion 522, which functions as an overflow path and will be described later, in the separating portion 50 are designed to suppress the movement of signal charges between the first photoelectric conversion portion 23L and the second photoelectric conversion portion 23R as much as possible. is preferred.
- the semiconductor layer 20 is provided with grooves 26 extending in the thickness direction of the semiconductor layer 20 from the first surface S1.
- the first region 51 is made of an insulating material embedded (provided) in the grooves 26 of the semiconductor layer 20, and prevents movement of signal charges between the first photoelectric conversion portion 23L and the second photoelectric conversion portion 23R. It functions as a suppressing insulator isolation region.
- the first region 51 is STI (shallow trench isolation) provided in the semiconductor layer 20 .
- the insulating material is, for example, silicon oxide (SiO 2 ).
- the groove 26 has an X-direction dimension of 26x, a Z-direction (thickness direction of the semiconductor layer 20) dimension of 26z as shown in FIG. 6B, and a Y-direction dimension of 26y as shown in FIG. 6C.
- the Z-direction dimension 26z of the groove 26 is smaller than the thickness-direction dimension of the semiconductor layer 20 . More specifically, as shown in FIG. 6B, the Z-direction dimension 26z of the groove 26 is smaller than the thickness-direction dimension of the semiconductor layer 20 of the first photoelectric conversion portion 23L and the second photoelectric conversion portion 23R.
- the X-, Y-, and Z-direction dimensions of the portion of the first region 51 embedded in the semiconductor layer 20 are basically the same as the dimensions of the trench 26 .
- the second region 52 is formed of a semiconductor region into which a p-type impurity, for example, is implanted so that the semiconductor region exhibits the first conductivity type.
- the second region 52 includes a first portion 521 having a first concentration of impurities exhibiting p-type (impurities exhibiting a first conductivity type) and a concentration of impurities exhibiting p-type (impurities exhibiting a first conductivity type) having a first concentration.
- a second portion 522 where is a second concentration lower than the first concentration.
- one end 522L along the X direction which is the arrangement direction of the first photoelectric conversion unit 23L and the second photoelectric conversion unit 23R, is electrically conductive with the first photoelectric conversion unit 23L.
- the other end 522R along the X direction is in contact with the second photoelectric conversion unit 23R so as to be conductive.
- the second portion 522 functions as an overflow path (passage) through which signal charges pass when the signal charges move between the first photoelectric conversion portion 23L and the second photoelectric conversion portion 23R.
- the second concentration which is the concentration of the p-type impurity in the second portion 522, is, for example, 1e15 cm ⁇ 3 to 1e17 cm ⁇ 3 .
- the first portion 521 functions as an impurity isolation region that suppresses movement of signal charges between the first photoelectric conversion portion 23L and the second photoelectric conversion portion 23R. That is, the first concentration, which is the concentration of the p-type impurity in the first portion 521, is set higher than the second degree in order to suppress the movement of signal charges.
- the second portion 522 is provided on the second surface S2 side of the first region 51, and the first portion 521 is provided on the second surface S2 side of the second portion 522. there is More specifically, the second portion 522 is in contact with the first region 51 in the thickness direction of the semiconductor layer 20 .
- the second portion 522 is provided on the second surface S2 side of the groove 26 in which the first region 51 is provided. More specifically, the second portion 522 is in contact with the bottom portion 26a of the groove 26 in which the first region 51 is provided.
- the second portion 522 is provided at a position apart from the first surface S1 in the thickness direction of the semiconductor layer 20. More specifically, the second portion 522 is provided at a position apart from the transfer gate electrodes TRG1 and TRG2 (that is, the first transfer transistor 24L and the second transfer transistor 24R) in the thickness direction of the semiconductor layer 20. . More specifically, the second portion 522 is provided closer to the light incident surface than the center in the thickness direction of the semiconductor layer 20 in the thickness direction. The distance between the second portion 522 and the first surface S1 (transfer gate electrodes TRG1, TRG2) in the thickness direction of the semiconductor layer 20 is equal to the dimension 26z of the trench 26 in the Z direction.
- the second portion 522 has a clear boundary with the adjacent semiconductor regions, such as the first portion 521 and the third region 53, that is, the impurity concentration at the boundary has a clear change. Moreover, since the first region 51 is made of the insulating material, the boundary between the second portion 522 and the first region 51 is also clear.
- the second portion 522 is provided at the designed positions in the X, Y, and Z directions with high accuracy. As will be described in detail in the manufacturing method to be described later, after the groove 26 is formed in the semiconductor layer 20, the impurity is implanted into the bottom portion 26a of the groove 26 while the groove 26 is not filled with anything. be done.
- the second portion 522 is provided at a shallow position with respect to the bottom portion 26a, it is possible to provide the second portion 522 with a clear boundary of the concentration distribution compared to the case where the second portion 522 is provided at a position deep from the surface. Moreover, since it is manufactured in such a manner, the distance between the second portion 522 and the first surface S1 (transfer gate electrodes TRG1, TRG2) can be made equal to the dimension 26z of the trench 26 in the Z direction. Thereby, the position of the second portion 522 in the thickness direction of the semiconductor layer 20 can be determined according to the dimension 26z of the groove 26 in the Z direction.
- the X-direction dimension of the second portion 522 is formed to correspond to the X-direction dimension 26x of the groove 26, and the Y-direction dimension of the second portion 522 is formed to correspond to the Y-direction dimension 26y of the groove 26.
- can be formed into Variations in the second portion 522 variantations in position, size, and sharpness of boundaries with adjacent semiconductor regions) are small.
- Two third regions 53 protruding from the unit separation portion 22 along the X direction are provided for each photoelectric conversion unit 21 .
- Two unit separation sections 22 along the X direction are provided so as to face each other for one photoelectric conversion unit 21 .
- the third region 53 protrudes like a projection toward the first region 51 and the second region 52 from each of the unit separation portions 22 along the X direction.
- the third region 53 is made of a semiconductor region implanted with impurities exhibiting the first conductivity type, and serves as an impurity separation region that suppresses movement of signal charges between the first photoelectric conversion portion 23L and the second photoelectric conversion portion 23R. Function.
- the third region 53 is formed of a semiconductor region implanted with, for example, p-type impurities as impurities exhibiting the first conductivity type.
- the impurity concentration of the third region 53 is, for example, the same first concentration as that of the first portion 521 .
- the third region 53 is provided integrally with the second region 52 (the first portion 521) and the unit separating portion 22. As shown in FIG.
- the unit separation section 22 is provided between two adjacent photoelectric conversion units 21 and separates the two adjacent photoelectric conversion units 21 .
- the unit separation section 22 is provided between two photoelectric conversion units 21 adjacent in the X direction and between two photoelectric conversion units 21 adjacent in the Y direction.
- the unit isolation portion 22 is made of a semiconductor region implanted with an impurity exhibiting the first conductivity type, and functions as an impurity isolation region that suppresses movement of signal charges between two adjacent photoelectric conversion units 21 .
- the unit isolation portion 22 is composed of a semiconductor region into which, for example, a p-type impurity is implanted as an impurity exhibiting the first conductivity type.
- the unit separation section 22 can form a third potential barrier higher than the above-described first potential barrier P1 and second potential barrier P2. Since the third potential barrier is formed between the two adjacent photoelectric conversion units 21 by the unit separation section 22, the signal charges accumulated in the first photoelectric conversion section 23L and the second photoelectric conversion section 23R are separated from each other by adjacent photoelectric conversion. Leakage to the unit 21 can be suppressed.
- a reset transistor RST In each active region 20a (FIG. 4A) provided for each pixel 3, a reset transistor RST, an amplification transistor AMP, and a selection transistor SEL of the readout circuit 15 are configured. Note that the reset transistor RST, the selection transistor SEL, and the amplification transistor AMP are omitted in the drawings other than FIG.
- the reset transistor RST is, for example, an n-channel MOSFET.
- the reset transistor RST has a gate insulating film and a reset gate electrode (not shown) sequentially stacked on the first surface S1.
- the reset transistor RST turns on and off according to the voltage between the gate and the source. Then, when the reset transistor RST is turned on, the potentials of the first charge storage region 25L (FD1) and the second charge storage region 25R (FD2) are reset to a predetermined potential.
- the selection transistor SEL is, for example, an n-channel MOSFET.
- the selection transistor SEL has a gate insulating film and a selection gate electrode (not shown) sequentially stacked on the first surface S1.
- the selection transistor SEL is turned on or off according to the voltage between the gate and the source.
- a pixel signal is output from the readout circuit 15 at the timing when the selection transistor SEL is turned on.
- the amplification transistor AMP is, for example, an n-channel MOSFET.
- the amplification transistor AMP has a gate insulating film and an amplification gate electrode (not shown) sequentially stacked on the first surface S1.
- the amplification transistor AMP amplifies the potential of the first charge accumulation region 25L and/or the second charge accumulation region 25R when the selection transistor SEL is turned on.
- FIG. 7 is the amount of incident light, and the vertical axis is the output of the photoelectric conversion unit.
- the first range is a region where the light quantity is from 0 to L1
- the second range is a region where the light quantity exceeds L1 and reaches L2
- the third range is a region where the light quantity exceeds L2 and reaches L3, and the light quantity exceeds L3.
- the region is called the fourth range.
- FIG. 7 shows an example in which the first photoelectric conversion unit 23L is saturated before the second photoelectric conversion unit 23R.
- phase difference detection for autofocus is performed in this first range. More specifically, phase difference detection is performed in the first range where both the output Q1 of the first photoelectric conversion section 23L and the output Q2 of the second photoelectric conversion section 23R maintain linearity with respect to the amount of light.
- the first photoelectric conversion unit 23L is saturated before the second photoelectric conversion unit 23R, and part of the signal charge of the first photoelectric conversion unit 23L is transferred to the first It flows over the potential barrier P1 to the second photoelectric conversion unit 23R. This is the overflow (Fig. 8B). Phase difference detection cannot be performed in the second range and beyond.
- the second photoelectric conversion section 23R is also saturated. This is a state as shown in FIG. 8C, in which signal charges are accumulated beyond the first potential barrier P1 of the separation section 50 without distinction between the first photoelectric conversion section 23L and the second photoelectric conversion section 23R. Then, the outputs of the first photoelectric conversion section 23L and the second photoelectric conversion section 23R increase until charges overflow into the first charge accumulation region 25L and the second charge accumulation region 25R beyond the second potential barrier P2.
- the signal charge overflows the first charge accumulation region 25L and the second charge accumulation region 25R beyond the second potential barrier P2 of the first transfer transistor 24L and the second transfer transistor 24R. (Fig. 8D).
- the overflowed signal charges are erased by the reset transistor RST.
- the image formation is performed using the addition signal Q3 from the first range to the third range. More specifically, the addition signal Q3 is performed within the first to third ranges where the linearity with respect to the amount of light is maintained.
- the variation of the second portion 522 is small, the variation of the height of the first potential barrier P1 is also small.
- the first potential barrier P1 is designed to be relatively high, it is possible to suppress the occurrence of pixels 3 in which the first potential barrier P1 exceeds the second potential barrier P2 due to manufacturing variations. .
- the first potential barrier P1 can be designed to be relatively high, it is possible to suppress narrowing of the signal range in which phase difference detection is possible. It should be noted that setting higher means that although the first potential barrier P1 is lower than the second potential barrier P2, the lowering range from the second potential barrier P2 is relatively small.
- the second portion 522 of the separation portion 50 is provided at a position away from the first surface S1 in the thickness direction of the semiconductor layer 20 . Therefore, even when either the first transfer transistor 24L or the second transfer transistor 24R is turned on, the second portion 522 is compared with the P-type semiconductor region 306 functioning as a potential barrier described in Patent Document 2. Therefore, it is difficult to be affected by the modulation of the first transfer transistor 24L and the second transfer transistor 24R.
- the height of the first potential barrier P1 is less susceptible to modulation, even if the amount of signal charge accumulated in the second charge accumulation region 25R changes before and after a series of operations, the amount of change is small. . Thereby, it is possible to suppress the deterioration of the accuracy of the phase difference detection. Furthermore, since the first potential barrier P1 is less susceptible to modulation, the height of the barrier can be used in a state close to the design, and narrowing of the signal range in which phase difference detection is possible can be suppressed.
- a silicon oxide film (SiO 2 film) 60 is formed on the first surface S1 side of the semiconductor layer 20 having the first surface S1 and the second surface S2 located on opposite sides. do.
- the first photoelectric conversion section 23L and the second photoelectric conversion section 23R are formed in the semiconductor layer 20 with a gap therebetween.
- the first photoelectric conversion unit 23L and the second photoelectric conversion unit 23R are formed by injecting n-type impurities at intervals along the X direction.
- a first photoelectric conversion unit 23L and a second photoelectric conversion unit 23R are formed for each pixel 3 .
- First impurity regions 61 and 62 having a first impurity concentration are formed by implanting an impurity into the semiconductor layer 20 in a portion that serves as a boundary region between the conversion units 21 (adjacent photoelectric conversion units 21). More specifically, for example, a p-type impurity is implanted into the above-described regions of the semiconductor layer 20 to form the first impurity regions 61 and 62 having the first concentration of the p-type impurity.
- the depth 61z in the Z direction of the first impurity region 61 formed between the first photoelectric conversion portion 23L and the second photoelectric conversion portion 23R is at least the depth 61z of the bottom portion 26a of the groove 26 formed in the next step. It suffices if it is in contact with the one-impurity region 61 . Also, the first impurity region 62 is formed in a portion that serves as a boundary region between the photoelectric conversion units 21 .
- grooves 26 are formed in the semiconductor layer 20 . More specifically, a groove 26 is formed along the thickness direction of the semiconductor layer 20 from the first surface S1 side in the semiconductor layer 20 between the first photoelectric conversion portion 23L and the second photoelectric conversion portion 23R. At this time, the groove 26 is formed so as to overlap the first impurity region 61 between the first photoelectric conversion portion 23L and the second photoelectric conversion portion 23R in the thickness direction of the semiconductor layer 20 .
- the bottom 26a of the trench 26 reaches the first impurity region 61. As shown in FIG. Therefore, the portion of the semiconductor layer 20 in contact with the bottom portion 26a is the first impurity region 61, and the concentration of the p-type impurity is the first concentration.
- a dry etching process is used to form the grooves 26, and a silicon nitride film (Si 3 N 4 film) 63, for example, is used as a hard mask 63 for etching.
- the dimensions of the groove 26 in the X and Y directions may be determined according to the design of the second portion 522 .
- the dimension of the trench 26 in the Z direction may be determined according to the design of how far the second portion 522 is separated from the transfer gate electrodes TRG1 and TRG2 in the Z direction.
- impurities are selectively implanted into the bottom portion 26a of the trench 26 from the first surface S1 side so that the semiconductor layer 20 adjacent to the bottom portion 26a has the first impurity concentration.
- a second impurity region 64 (second portion 522) having a second lower concentration is selectively formed.
- This selective impurity implantation is realized by implanting impurities in the presence of the hard mask 63 provided for forming the trenches 26 .
- the hard mask 63 used for forming the trench 26 is reused in this step to selectively implant impurities.
- the groove 26 itself is provided for forming the STI, but before the step of filling the groove 26 with an insulating material, the groove 26 is used to form the second portion 522 .
- the second portion 522 is formed by self-alignment using the process for forming the STI (first region 51).
- the n-type impurity is implanted into the first impurity region 61 of the portion 64 in contact with the bottom portion 26a.
- the concentration of the p-type impurity is reduced from the first concentration to the second concentration.
- the second portion 522 is provided in a shallow region in the thickness direction when viewed from the bottom portion 26a. Therefore, the injection energy for impurity injection can be kept low.
- the first impurity region 61 maintaining the impurity concentration of the first concentration becomes the first portion 521 and the third region 53 not shown in FIG. 10E, functioning as an impurity isolation region.
- the first impurity region 62 maintaining the impurity concentration of the first concentration becomes the unit isolation portion 22 and functions as an impurity isolation region.
- the grooves 26 are filled with an insulating material such as silicon oxide to form the first regions 51 .
- the hard mask 63 is removed.
- the solid-state imaging device 1 shown in FIG. 5 is almost completed by performing necessary known manufacturing processes.
- the conventional isolation part 50' is, for example, a P-type semiconductor region 306 that functions as a potential barrier, as described in Japanese Unexamined Patent Application Publication No. 2002-200320.
- first potential barrier P1 first potential barrier P1
- second potential barrier P2 second potential barrier P2
- setting the height of the first potential barrier P1 is important.
- setting of the height of the first potential barrier P1 will be described with reference to FIGS. 11A to 11D.
- a first potential barrier P1 indicated by a solid line in FIG. 11A is set high.
- the signal range (first range) in which phase difference detection is possible shown in FIG. 11B can be widened, but on the other hand, due to manufacturing variations, some pixels 3 cannot maintain the linearity of the sum signal Q3 with respect to the amount of light. It was possible. More specifically, in the conventional manufacturing method, due to manufacturing variations, depending on the pixel 3, the first potential barrier P1 in FIG. It was possible. In such a pixel 3, as shown in FIG. 11B, the addition signal Q3 cannot maintain the linearity with respect to the amount of light. Therefore, in designing the height of the first potential barrier P1, it was necessary to provide a certain amount of difference from the height of the second potential barrier P2 in consideration of process variations.
- the pixels 3 that perform phase difference detection are provided over the entire surface of the pixel region 2A. Therefore, in all of the plurality of pixels 3 provided in the pixel region 2A, it is necessary to obtain the phase difference for autofocus and also to obtain the addition signal Q3 for image creation.
- the first potential barrier P1 Although it is desired to widen the signal range in which the phase difference can be detected by designing the first potential barrier P1 to be high, if the first potential barrier P1 is designed to be too high, due to manufacturing variations, the pixel region 2A, wafer surface, In at least one of the wafers, there is a possibility that a pixel 3 in which the linearity of the addition signal Q3 with respect to the amount of light is degraded occurs. Therefore, it is necessary to design the first potential barrier P1 to be relatively low to prevent the occurrence of pixels 3 in which the linearity of the addition signal Q3 with respect to the amount of light is degraded. However, this narrows the signal range in which the phase difference can be detected, as described below.
- the conventional first potential barrier P1 shown in FIG. 11C is designed to be sufficiently low. In this case, even if the height of the first potential barrier P1 fluctuates due to manufacturing variations, it does not exceed the height of the second potential barrier P2. Therefore, as shown in FIG. 11D , it is possible to suppress narrowing of the range of the addition signal Q3 in which linearity with respect to the amount of light is obtained in each pixel 3 . However, on the other hand, the result is that the signal range (first range) in which the phase difference can be detected is narrowed. Comparing FIGS. 11B and 11D, it can be seen that the signal range (first range) in which the phase difference can be detected is narrowed by designing the first potential barrier P1 to be low.
- the solid-state imaging device 1 In the solid-state imaging device 1 according to the first embodiment, variations in the second portion 522 of the separating section 50 are small. As a result, even when the first potential barrier P1 is designed to be relatively high, it is possible to suppress the occurrence of pixels 3 in which the linearity of the addition signal Q3 with respect to the amount of light is degraded. Furthermore, since the first potential barrier P1 can be designed to be relatively high, it is possible to suppress narrowing of the signal range in which phase difference detection is possible.
- the second portion 522 is formed by self-alignment, that is, using the process for forming the first region 51. Variation in the two portions 522 can be reduced, and variation in the first potential barrier P1 is also reduced. More specifically, in the first embodiment, the trench 26 and the hard mask 63 for forming the trench 26 are used to implant impurities into the bottom 26 a of the trench 26 . Since the accuracy of forming the groove 26 is higher than the accuracy of normal impurity implantation, the second portion 522 can be formed with high accuracy. Further, since the impurity is implanted using the groove 26, the second portion 522 can be formed at a shallow position when viewed from the bottom 26a of the groove 26. FIG.
- the injection energy can be kept low compared to the case where the impurity is injected into the deep position of the semiconductor layer 20 without the trench 26 . Furthermore, since the impurity can be implanted more accurately, the impurity concentration, formation position and range of the second portion 522 can be stably controlled. Accordingly, variations in the first potential barrier P1 among the plurality of pixels 3 can be suppressed.
- the P-type semiconductor region 306 described in Patent Document 2 extends in the thickness direction along the photoelectric conversion portion from the element formation surface.
- the first transfer transistor 24L and the second transfer transistor 24R and the separation portion 50' are brought closer to each other on the element formation surface. The distance to the separating portion 50' is reduced. Then, there is a possibility that the height of the first potential barrier P1 of the separation section 50' will change due to the influence of the modulation when the first transfer transistor 24L and the second transfer transistor 24R are turned on and off.
- a case where the first potential barrier P1 of the conventional isolation section 50′ is affected by the modulation of the first transfer transistor 24L and the second transfer transistor 24R will be described below with reference to FIGS. 9A and 12A to 12C. do.
- the second potential barrier P2 corresponding to the first transfer transistor 24L is lowered, and the signal charge accumulated in the first photoelectric conversion section 23L is transferred to the first charge accumulation region 25L.
- flow to The first potential barrier P1 of the isolation portion 50' is also affected by the modulation of the first transfer transistor 24L, and the height of the barrier is lowered as indicated by the arrow in FIG. 12A. Since the first potential barrier P1 is lowered, as shown in FIG. 12B, part of the signal charge accumulated in the second photoelectric conversion unit 23R crosses the first potential barrier P1 and flows into the first charge accumulation region 25L.
- the first transfer transistor 24L is turned off, and the first potential barrier P1 and the second potential barrier P2 return to their original heights (heights shown in FIG. 9A).
- the amount of the signal charge accumulated in the second photoelectric conversion unit 23R is reduced because part of it has flowed out, as indicated by the arrow in FIG. 12C.
- the signal charges accumulated in the first photoelectric conversion unit 23L and the signal charges accumulated in the second photoelectric conversion unit 23R are mixed, and the accuracy of phase difference detection decreases. deteriorated, or the phase difference could not be detected.
- the amount of signal charge that does not reliably exceed the first potential barrier P1 is the reduced amount shown in FIG. 12C. This amount is smaller than the maximum amount that can be stored independently by the first photoelectric conversion unit 23L and the second photoelectric conversion unit 23R.
- the signal range (light amount range) in which the phase difference can be detected is narrowed.
- the separation section 50 provided in the solid-state imaging device 1 according to the first embodiment includes a first region 51 made of an insulating material and extending in the thickness direction of the semiconductor layer 20 from the first surface S1 side, A second portion 522 is provided on the second surface S2 side of the first region 51 and functions as an overflow path.
- the second portion 522 can be separated from the transfer gate electrodes TRG1 and TRG2 along the thickness direction of the semiconductor layer 20 .
- the dimension of the pixel in the XY plane becomes smaller, so the second portion 522 and the transfer gate electrodes TRG1 and TRG2 should be provided apart in the direction along the XY plane. may be difficult.
- the distance between them can be increased. This makes the first potential barrier P1 of the isolation section 50 less susceptible to the modulation of the first transfer transistor 24L and the second transfer transistor 24R. Thereby, it is possible to suppress the deterioration of the accuracy of the phase difference detection.
- the first potential barrier P1 is less susceptible to modulation, the height of the barrier can be used in a state close to the design, and narrowing of the signal range in which phase difference detection is possible can be suppressed.
- the potential barrier height is generally controlled by the impurity concentration. Therefore, it is required to control the impurity concentration in the overflow path.
- the impurity is implanted from the surface of the semiconductor layer 20 (either the first surface S1 or the second surface S2). It was difficult to form an overflow path with good accuracy. Implantation energy needs to be increased in order to implant impurities deep in the thickness direction. Therefore, it was necessary to increase the thickness of the resist provided for selective implantation. If a thick resist is provided, the line width of the resist will vary greatly, or the cross-sectional shape of the resist will become tapered. Due to the characteristics of such a thick resist, the amount of impurity implanted into the overflow path may vary, and the position and range where the overflow path is formed may also vary.
- the groove 26 is first formed, and the groove 26 is used to form the second portion 522 of the isolation section 50.
- the first region 51 is formed by implanting impurities to form the second portion 522 and then filling the trench 26 with an insulating material. Therefore, the second portion 522 can be accurately formed at a deep position in the thickness direction of the semiconductor layer 20 . Since the second portion 522 is formed at a shallow position when viewed from the bottom 26a of the trench 26, the implantation energy can be kept low and there is no need to provide a thick resist layer, so that the impurity concentration is less likely to vary. It is from.
- the second portion 522 can be accurately formed at a position corresponding to . As a result, even at a deep position in the thickness direction of the semiconductor layer 20, the second portion 522 with small variations in the first potential barrier P1 can be formed.
- the concentration of the p-type impurity in the one impurity region 61 is relatively reduced from the first concentration to the second concentration
- the present invention is not limited to this.
- the first impurity region 61 is formed to have a small depth 61z in the Z direction, and a p-type impurity is implanted into the semiconductor layer 20 between the first impurity region 61 and the trench .
- the second portion 522 having the second impurity concentration may be formed.
- second portion 522 can be formed in a number of ways.
- the second concentration (concentration of p-type impurities) in the manufacturing method shown in FIG. 10D and the like is the net impurity concentration obtained by subtracting the n-type impurity concentration from the p-type impurity concentration.
- Such a second concentration is the same even if the second portion 522 is formed by a different manufacturing method, such as the manufacturing method shown in FIG.
- the impurity concentrations such as the first concentration and the second concentration are concentrations in consideration of the canceling of holes and electrons.
- the function of the second portion 522 as an overflow path is the same regardless of which manufacturing method is used.
- FIGS. 14A through 14D A second embodiment of the present technology, shown in FIGS. 14A through 14D, is described below.
- the solid-state imaging device 1 according to the second embodiment differs from the solid-state imaging device 1 according to the above-described first embodiment in that part of the unit separation section 22 is made of an insulating material.
- the configuration of the solid-state imaging device 1 is basically the same as that of the solid-state imaging device 1 of the above-described first embodiment.
- symbol is attached
- the solid-state imaging device 1 has a unit separation section 22A in place of the unit separation section 22 .
- the unit isolation portion 22A is composed of a semiconductor region implanted with an impurity exhibiting the first conductivity type, and is composed of a unit isolation portion 22A1 functioning as an impurity isolation region for suppressing movement of signal charges, and a portion made of an insulating material. and a certain unit separation section 22A2.
- the unit isolation portion 22A In the thickness direction of the semiconductor layer 20, the unit isolation portion 22A has the unit isolation portion 22A1 closer to the first surface S1 and the unit isolation portion 22A2 closer to the second surface S2.
- the unit separation portion 22A1 functions as an impurity separation region that suppresses movement of signal charges between two adjacent photoelectric conversion units 21.
- the unit isolation portion 22A1 is formed of a semiconductor region into which a p-type impurity, for example, is implanted as an impurity exhibiting the first conductivity type.
- the concentration of the p-type impurity in unit isolation portion 22A1 is the first concentration.
- the unit isolation portion 22A2 is made of an insulating material embedded (provided) in a groove formed in the semiconductor layer 20, and is an insulator isolation region that suppresses movement of signal charges between two adjacent photoelectric conversion units 21. function as Here, the groove is provided in the semiconductor layer 20 within the range of depth d from the second surface S2 side of the semiconductor layer 20 . That is, the unit isolation part 22A2 is STI (shallow trench isolation) provided from the second surface S2 side of the semiconductor layer 20 to a depth d in the thickness direction of the semiconductor layer 20 .
- the insulating material is, for example, silicon oxide (SiO 2 ).
- the photoelectric conversion unit 21 is surrounded by the unit separation portion 22A2 at the portion closer to the second surface S2 in the thickness direction of the semiconductor layer 20. As shown in FIG. More specifically, the photoelectric conversion unit 21 is surrounded by the unit separation portion 22A2 in the thickness direction of the semiconductor layer 20 from the second surface S2 to the depth d.
- the solid-state imaging device 1 has the unit separation portion 22A2 made of an insulating material near the second surface S2 side, and the portion of the photoelectric conversion unit 21 near the second surface S2 side is Since it is surrounded by the unit isolation part 22A2, it is possible to further suppress leakage of the generated signal charge to the adjacent photoelectric conversion unit 21, thereby suppressing deterioration in image quality due to color mixture.
- the relative relationship between the Z-direction dimension of the unit separation portion 22A1 and the Z-direction dimension of the unit separation portion 22A2 is not limited to the illustrated relationship.
- FIGS. 15A-15D A third embodiment of the present technology, shown in FIGS. 15A-15D, is described below.
- the solid-state imaging device 1 according to the third embodiment differs from the solid-state imaging device 1 according to the above-described first embodiment in that a part of the third region 53 of the separation section 50 is made of an insulating material. and a unit separation section 22A of the second embodiment instead of the unit separation section 22.
- the configuration of the solid-state imaging device 1 is basically the same as that of the solid-state imaging device 1 of the first embodiment described above. has the same configuration as
- symbol is attached
- the solid-state imaging device 1 has a separation section 50B in place of the separation section 50 .
- the isolation portion 50B is provided in the same region of the semiconductor layer 20 as the isolation portion 50 of the first embodiment.
- the separating portion 50B has a first region 51, a second region 52, and a third region 53B.
- the third region 53B is composed of a semiconductor region implanted with an impurity exhibiting the first conductivity type, and is composed of a third region 53B1 functioning as an impurity isolation region that suppresses movement of signal charges, and a portion composed of an insulating material. and a certain third region 53B2.
- the third region 53B has the third region 53B1 closer to the first surface S1 and the third region 53B2 closer to the second surface S2.
- the third region 53B1 functions as an impurity isolation region that suppresses movement of signal charges.
- the third region 53B1 is formed of a semiconductor region implanted with, for example, a p-type impurity as an impurity exhibiting the first conductivity type.
- the concentration of the p-type impurity in the third region 53B1 is the first concentration.
- the third region 53B2 is made of an insulating material embedded (provided) in a groove formed in the semiconductor layer 20, and functions as an insulator isolation region that suppresses movement of signal charges.
- the groove is provided in the semiconductor layer 20 within the range of depth d from the second surface S2 side of the semiconductor layer 20 . That is, the third region 53B2 is STI (shallow trench isolation) provided from the second surface S2 side of the semiconductor layer 20 to a depth d in the thickness direction of the semiconductor layer 20 .
- the insulating material is, for example, silicon oxide (SiO 2 ).
- the third region 53B2 is formed to a depth d integrally with the unit separation portion 22A2. Then, as shown in FIG. 15D, the third region 53B2 protrudes from the unit isolation portion 22A2 in the thickness direction of the semiconductor layer 20 in the range from the second surface S2 to the depth d.
- the region other than the second portion 522 functioning as an overflow path suppresses the movement of signal charges between the first photoelectric conversion portion 23L and the second photoelectric conversion portion 23R as much as possible. is preferred.
- the solid-state imaging device 1 according to the third embodiment has the third region 53B2 made of an insulating material, the generated signal charges are transferred to the first photoelectric conversion section 23L and the second photoelectric conversion via the third region 53B. It is possible to further suppress movement to and from the portion 23R. As a result, it is possible to improve the phase difference detection accuracy without worsening the color mixture that occurs between the first photoelectric conversion section 23L and the second photoelectric conversion section 23R in the photoelectric conversion unit 21 .
- the separation section 50B of the solid-state imaging device 1 has a third region 53B2 made of an insulating material near the second surface S2. Therefore, reflection and scattering of light condensed by the microlens 43a can be suppressed, and color mixture between the first photoelectric conversion unit 23L and the second photoelectric conversion unit 23R can be suppressed.
- FIGS. 16A-16C A fourth embodiment of the present technology, shown in FIGS. 16A-16C, is described below.
- the solid-state imaging device 1 according to the fourth embodiment differs from the solid-state imaging device 1 according to the above-described first embodiment in that the entire unit separating section 22 is made of an insulating material.
- the configuration of the solid-state imaging device 1 is basically the same as that of the solid-state imaging device 1 of the first embodiment described above.
- symbol is attached
- the solid-state imaging device 1 has a unit separating section 22 ⁇ /b>C instead of the unit separating section 22 .
- the unit separation portion 22C is made of an insulating material provided from one to the other of the second surface S2 and the first surface S1.
- the unit isolation portion 22C is made of an insulating material embedded (provided) in a groove formed in the semiconductor layer 20, and is an insulator isolation region that suppresses movement of signal charges between two adjacent photoelectric conversion units 21. function as Here, the groove is provided from one of the second surface S2 and the first surface S1 of the semiconductor layer 20 to the other. That is, the unit isolation part 22C is FTI (Full trench isolation) provided in the semiconductor layer 20 .
- the insulating material is, for example, silicon oxide (SiO 2 ).
- the outer peripheral portion of the photoelectric conversion unit 21 is isolated by FTI. Therefore, the adjacent photoelectric conversion units 21 are electrically separated from each other, that is, the potential barrier formed between the adjacent photoelectric conversion units 21 by FTI increases. Therefore, the occurrence of charge overflow (blooming) between the photoelectric conversion units 21 can be suppressed, and image quality deterioration can be suppressed.
- the second potential barrier P2 which is the potential barrier of the transfer transistor, can also be increased. If the potential barrier P2 can be increased, the first potential barrier P1 between the first photoelectric conversion unit 23L and the second photoelectric conversion unit 23R can also be increased. Therefore, both the signal range in which phase difference detection is possible and the signal range in which image formation is performed can be expanded.
- FIGS. 17A and 17B A fifth embodiment of the present technology, illustrated in FIGS. 17A and 17B, is described below.
- the solid-state imaging device 1 according to the fifth embodiment is different from the solid-state imaging device 1 according to the above-described first embodiment in that the second portion 522 of the separating portion is the first transfer transistor 24L and the first transfer transistor 24L along the Y direction. 2 transfer transistor 24R, and a unit separation section 22C instead of the unit separation section 22.
- the configuration of the solid-state imaging device 1 is basically the same as that of the above-described second transfer transistor 24R. It has the same configuration as the solid-state imaging device 1 of one embodiment.
- the solid-state imaging device 1 has a separation section 50 ⁇ /b>D instead of the separation section 50 .
- the separating section 50D has a first region 51, a second region 52, and a third region 53D.
- the first region 51 and the second region 52 are provided at positions different from those of the above-described first embodiment in relation to the positions of the first transfer transistor 24L and the second transfer transistor 24R. More specifically, the first transfer transistor 24L and the second transfer transistor 24R are located near one side of the photoelectric conversion unit 21 in the Y direction (second direction) intersecting the X direction (first direction) in plan view. On the other hand, the first region 51 and the second region 52 are provided closer to the other side of the photoelectric conversion unit 21 in the second direction.
- first region 51 and the second region 52 are provided closer to the other side in the second direction than the center of the photoelectric conversion unit 21 in the second direction.
- the first region 51 and the second region 52 are provided at positions that do not include the center of the photoelectric conversion unit 21 in the second direction.
- Other configurations of the first region 51 and the second region 52 are the same as those of the first region 51 and the second region 52 of the first embodiment.
- the separating section 50D has a third region 53D instead of the third region 53 of the first embodiment.
- the third area 53D has third areas 531 and 532 .
- the third regions 531 and 532 differ from the third region 53 in dimension in the Y direction.
- the Y-direction dimension 531y of the third region 531 provided on one Y-direction side is larger than the Y-direction dimension 532y of the third region 532 provided on the other Y-direction side.
- Other configurations of the third regions 531 and 532 are the same as those of the third region 53 .
- the second portion 522 is provided at a position apart from the transfer gate electrodes TRG1 and TRG2 in the thickness direction of the semiconductor layer 20, and furthermore, in addition to being provided at a position apart from the transfer gate electrodes TRG1 and TRG2 in the Y direction of the semiconductor layer 20, , TRG2.
- the second portion 522 is provided at a position apart from the transfer gate electrodes TRG1 and TRG2 in the thickness direction of the semiconductor layer 20, and furthermore, in the Y direction of the semiconductor layer 20, the second portion 522 is provided at a position apart from the transfer gate electrodes TRG1 and TRG2. is located away from With the configuration as described above, the second portion 522 can be further distanced from the transfer gate electrodes TRG1 and TRG2. Thereby, the distance between the second portion 522 and the transfer gate electrodes TRG1 and TRG2 can be increased. This makes the first potential barrier P1, which is the potential barrier of the isolation section 50D, less susceptible to the modulation of the first transfer transistor 24L and the second transfer transistor 24R.
- the first potential barrier P1 is less susceptible to modulation, the height of the barrier can be used in a state close to the design, and narrowing of the signal range in which the phase difference can be detected can be further suppressed. can.
- FIGS. 18A and 18B A sixth embodiment of the present technology, illustrated in FIGS. 18A and 18B, is described below.
- the solid-state imaging device 1 according to the sixth embodiment differs from the solid-state imaging device 1 according to the above-described first embodiment in that the separation section 50 (third region 53E) is entirely made of an insulating material. , and a unit separating section 22C instead of the unit separating section 22.
- the configuration of the solid-state imaging device 1 is basically the same as that of the solid-state imaging device 1 of the above-described first embodiment. ing.
- symbol is attached
- the vertical cross-sectional view showing the main part of the cross-sectional structure taken along the line AA of FIG. 18A is the same as that of FIG. 16B, so the illustration is omitted here.
- the solid-state imaging device 1 has a separation section 50 ⁇ /b>E instead of the separation section 50 .
- the isolation portion 50E has a first region 51, a second region 52, and a third region 53E.
- the third region 53E is made of an insulating material provided from one to the other of the second surface S2 and the first surface S1.
- the third region 53E is made of an insulating material embedded (provided) in a groove formed in the semiconductor layer 20, and functions as an insulator isolation region that suppresses movement of signal charges.
- the groove is provided from one of the second surface S2 and the first surface S1 of the semiconductor layer 20 to the other. That is, the third region 53E is FTI (Full trench isolation) provided in the semiconductor layer 20 .
- the insulating material is, for example, silicon oxide (SiO 2 ).
- the first photoelectric conversion section 23L and the second photoelectric conversion section 23R are formed. Since the subsequent steps are the same as those of the solid-state imaging device 1 described in the first embodiment, description thereof will be omitted here.
- the third region 53E is entirely made of an insulating material, so that the third region 53E of the first embodiment and the third region 53B of the third embodiment are different from each other.
- the solid-state imaging device 1 according to the seventh embodiment differs from the solid-state imaging device 1 according to the above-described first embodiment in that the separating portion has a hole accumulation region and that the third region 53 is replaced with a third region.
- the configuration of the solid-state imaging device 1 is basically the same as that of the solid-state imaging device 1 of the first embodiment except that it has three regions 53E and a unit separation section 22C instead of the unit separation section 22. has the same configuration as
- symbol is attached
- the solid-state imaging device 1 has a separation section 50 ⁇ /b>F instead of the separation section 50 .
- the isolation portion 50F has a first region 51, a second region 52, a third region 53E, and a hole accumulation region .
- the hole accumulation region 54 is provided on the second surface S2 side of the first region 51 in the thickness direction of the semiconductor layer 20 . More specifically, the hole accumulation region 54 is provided in the vicinity of the end portion 51a of the first region 51 on the second surface S2 side.
- the second portion 522 is provided on the second surface S2 side of the hole accumulation region 54, and the first portion 521 is provided on the second surface S2 side of the second portion 522. ing.
- the second portion 522 In order to allow signal charges to overflow, the second portion 522 needs to have a low concentration of p-type impurities.
- the concentration of the impurity exhibiting the first conductivity type, eg, the impurity exhibiting p-type, in the hole accumulation region 54 may be, for example, 1e18 cm ⁇ 3 to 1e20 cm ⁇ 3 .
- the hole accumulation region 54 is provided by impurity implantation in the same step as the second portion 522. That is, the hole accumulation region 54 is provided in a step before the groove 26 is filled with the first region 51 .
- the hole accumulation region 54 is provided either before or after the second portion 522 is provided.
- impurities are implanted into the trench 26 from an oblique direction. As a result, impurities can be implanted into the side walls of the trench 26 as well.
- the impurity is implanted near the surface of the groove 26, it is implanted with low energy.
- the solid-state imaging device 1 according to the seventh embodiment has the hole accumulation region 54, it is possible to suppress the occurrence of white spots and dark current.
- the solid-state imaging device 1 according to the eighth embodiment differs from the solid-state imaging device 1 according to the above-described first embodiment in that the separation section (third region 53G) and the unit separation section are formed of an insulating material. and that the width of the separation portion and the width of the unit separation portion differ in the thickness direction of the semiconductor layer 20.
- the configuration of the solid-state imaging device 1 is basically the same as that of the above-described solid-state imaging device 1 of the first embodiment. It has the same configuration as the imaging device 1 .
- symbol is attached
- the solid-state imaging device 1 has a separating section 50 ⁇ /b>G instead of the separating section 50 .
- the separating portion 50G has a first region 51, a second region 52, and a third region 53G.
- the width of the third region 53 ⁇ /b>G more specifically, the width of the third region 53 ⁇ /b>G in plan view (dimension in the direction perpendicular to the Z direction) varies depending on the thickness direction of the semiconductor layer 20 . More specifically, the width of the portion of the third region 53G closer to the second surface S2 is narrower than the width of the portion closer to the first surface S1. More specifically, the width of the portion of the third region 53G closer to the second surface S2 is slightly narrower than the width of the portion closer to the first surface S1.
- the third region 53G has a third region 53G2 on the light incident surface side and a third region 53G1 on the element forming surface side having a width different from that of the third region 53G2. More specifically, the width of the third region 53G2 is slightly narrower than the width of the third region 53G1. In addition, in the thickness direction of the semiconductor layer 20, the third region 53G has the third region 53G1 closer to the first surface S1 and the third region 53G2 closer to the second surface S2.
- the solid-state imaging device 1 has a unit separating section 22 ⁇ /b>G instead of the unit separating section 22 .
- the width of the unit isolation portion 22G more specifically, the width of the unit isolation portion 22G in plan view (dimension in the direction perpendicular to the Z direction) varies depending on the thickness direction of the semiconductor layer 20 . More specifically, the width of the portion of the unit separating portion 22G closer to the second surface S2 is narrower than the width of the portion closer to the first surface S1. More specifically, the width of the portion of the unit separation portion 22G closer to the second surface S2 is slightly narrower than the width of the portion closer to the first surface S1.
- the unit separation section 22G has a unit separation section 22G2 on the light incident surface side and a unit separation section 22G1 on the element formation surface side having a width different from that of the unit separation section 22G2. More specifically, the width of the unit separating portion 22G2 is slightly narrower than the width of the unit separating portion 22G1. In addition, in the thickness direction of the semiconductor layer 20, the unit separating portion 22G has the unit separating portion 22G1 closer to the first surface S1 and the unit separating portion 22G2 closer to the second surface S2.
- a silicon nitride film (Si 3 N 4 film) 63 and a silicon oxide film (SiO 2 film) 65 are formed. After that, these films are selectively etched using, for example, a resist mask to form a hard mask. Then, as shown in FIG. 22C , a first dry etching is performed using a hard mask to form grooves 26 and 261 in the semiconductor layer 20 . The groove 261 is formed in the semiconductor layer 20 between adjacent photoelectric conversion units 21 .
- a silicon nitride film 67 is deposited.
- a silicon nitride film 67 is deposited in a region including the inner wall of the trench 261 . More specifically, silicon nitride film 67 is deposited in a region including bottom 261a and sidewall 261b of trench 261 . Since the silicon nitride film 67 is deposited on the sidewalls 261b of the trench 261, the hollow portion in the trench 261 is smaller than before deposition in plan view.
- a groove 262 is formed as shown in FIG. 22E.
- the dimension of the formed groove 262 in plan view is smaller than the dimension of the groove 261 in plan view.
- FIG. 22F the silicon nitride film 67 and the resist 66 are removed.
- a second portion 522 is then formed, as shown in FIG. 22G.
- FIG. 22H a silicon oxide film (SiO 2 film) 68 is deposited to fill the insides of the trenches 26 , 261 and 262 with the silicon oxide film 68 .
- the excess silicon oxide film 68 is removed by, for example, etching back, and then the excess silicon nitride film 63 is removed.
- the unit separation portions 22G1 and 22G2 and the first region 51 are obtained.
- the unit separating portion 22G1 is formed in the groove 261
- the unit separating portion 22G2 is formed in the groove 262 smaller than the groove 261 in plan view.
- the width of the unit separating portion 22G2 is formed to be smaller than the width of the unit separating portion 22G1.
- the third regions 53G1 and 53G2 are also formed in the same process as the unit separating portions 22G1 and 22G2. Further, since the subsequent steps are the same as the steps of the solid-state imaging device 1 described in the above-described first embodiment, the description thereof will be omitted here.
- the widths of the portions of the third region 53G and the unit separating portion 22G closer to the second surface S2 are smaller than the widths of the portions closer to the first surface S1. It's becoming Therefore, it is possible to suppress narrowing of the active region in which the photoelectric conversion unit 21 is formed even if the pixels are miniaturized, and suppress narrowing of the regions of the first charge storage region 25L and the second charge storage region 25R. can do. As a result, even when pixels are miniaturized, it is possible to suppress a decrease in the number of saturated electrons in the first charge accumulation region 25L and the second charge accumulation region 25R. As a result, even when pixels are miniaturized, it is possible to suppress narrowing of the signal range in which the phase difference can be detected and the signal range in which the addition signal Q3 can maintain linearity with respect to the amount of light.
- the solid-state imaging device 1 even if pixels are miniaturized, narrowing of the active region in which the photoelectric conversion unit 21 is formed is suppressed. It is possible to further distance the transfer gate electrodes TRG1 and TRG2. Therefore, it is possible to further suppress fluctuations in the height of the first potential barrier P1, which is the potential barrier of the isolation section 50G, due to the ON/OFF operations of the first transfer transistor 24L and the second transfer transistor 24R.
- the second dry etching is further performed on the bottom 261a of the groove 261 formed by the first dry etching to form the groove 262.
- the unit separating portion 22G2 can be formed while suppressing misalignment with respect to the unit separating portion 22G1.
- the third regions 53G1 and 53G2 are also formed in the same process as the unit separating portions 22G1 and 22G2. Therefore, the third region 53G2 can be formed while suppressing misalignment with respect to the third region 53G1.
- the solid-state imaging device 1 according to the ninth embodiment differs from the solid-state imaging device 1 according to the above-described first embodiment in that the first transfer transistor 24L and the first charge accumulation region 25L, the second transfer transistor 24R and Each of the second charge storage regions 25R is provided near the corner of the photoelectric conversion unit 21; the third region 53E is provided instead of the third region 53;
- the configuration of the solid-state imaging device 1 is basically the same as that of the solid-state imaging device 1 of the above-described first embodiment, except that it has the separation section 22C.
- the first transfer transistor 24L and the first charge accumulation region 25L are provided near the corner of the photoelectric conversion unit 21 .
- the first transfer transistor 24L and the first charge accumulation region 25L are provided near the corners of the active region 20a in which the photoelectric conversion unit 21 is provided.
- the photoelectric conversion unit 21 (active region 20 a ) has four corners 271 , 272 , 273 and 274 .
- the first transfer transistor 24L and the first charge accumulation region 25L are provided near the corner on the first photoelectric conversion unit 23L side in the X direction.
- the first transfer transistor 24L and the first charge accumulation region 25L are provided near the corner 271 of the corners 271 and 273 on the first photoelectric conversion unit 23L side. Further, of the first transfer transistor 24L and the first charge accumulation region 25L, the first charge accumulation region 25L is provided at a position closer to the corner 271 . Also, the first charge accumulation region 25L is provided in a triangular shape in plan view.
- the signal charge generated in the first photoelectric conversion unit 23L passes through the channel region of the first transfer transistor 24L provided near the corner 271, and passes through the channel region of the first transfer transistor 24L provided near the corner 271. It flows into the first charge storage region 25L.
- the second transfer transistor 24R and the second charge accumulation region 25R are provided near the corners of the photoelectric conversion unit 21 .
- the second transfer transistor 24R and the second charge storage region 25R are provided near the corners of the active region 20a where the photoelectric conversion unit 21 is provided.
- the second transfer transistor 24R and the second charge accumulation region 25R are provided near the corner on the second photoelectric conversion unit 23R side in the X direction.
- FIG. 23 shows an example in which the second transfer transistor 24R and the second charge accumulation region 25R are provided near the corner 272 of the corners 272 and 274 on the second photoelectric conversion unit 23R side.
- the second charge accumulation region 25R is provided closer to the corner 272.
- the second charge accumulation region 25R is provided in a triangular shape in a plan view.
- the signal charge generated in the second photoelectric conversion unit 23R passes through the channel region of the second transfer transistor 24R provided near the corner 272, and passes through the channel region of the second transfer transistor 24R provided near the corner 272. It flows into the second charge storage region 25R.
- each of the first transfer transistor 24L and the first charge accumulation region 25L, and the second transfer transistor 24R and the second charge accumulation region 25R is of the photoelectric conversion unit 21. Since it is provided near the corner, the second portion 522 of the isolation portion 50E and the transfer gate electrodes TRG1 and TRG2 can be further distanced from each other. Therefore, it is possible to further suppress fluctuations in the height of the first potential barrier P1, which is the potential barrier of the separation section 50E, due to the ON/OFF operations of the first transfer transistor 24L and the second transfer transistor 24R.
- FIGS. 24A and 24B A tenth embodiment of the present technology, illustrated in FIGS. 24A and 24B, is described below.
- the solid-state imaging device 1 according to the tenth embodiment differs from the solid-state imaging device 1 according to the above-described first embodiment in that each of the first transfer transistor 24L and the second transfer transistor 24R is The solid-state imaging device is provided near a corner, has a third region 53E instead of the third region 53, and has a unit separation section 22C instead of the unit separation section 22, and other than that. 1 is basically the same as the solid-state imaging device 1 of the first embodiment described above.
- symbol is attached
- 24A is the same as FIG. 16B. Since it is the same as FIG. 18B, the illustration is omitted here.
- the first transfer transistor 24L is provided near the corner of the photoelectric conversion unit 21 .
- the first transfer transistor 24L is provided near the corner of the active region 20a where the photoelectric conversion unit 21 is provided.
- the first transfer transistor 24L is provided closer to the corner on the first photoelectric conversion unit 23L side in the X direction.
- FIG. 24A shows an example in which the first transfer transistor 24L is provided closer to the corner 271 of the corners 271 and 273 on the first photoelectric conversion unit 23L side.
- the first transfer transistor 24L is provided in a triangular shape in plan view.
- the first transfer transistor 24L is a vertical transistor and has a vertical transfer gate electrode TRG1 formed by digging into the semiconductor layer 20. As shown in FIG. A channel region of the first transfer transistor 24L is formed along the sidewall portion of the vertical transfer gate electrode TRG1. As shown in FIG. 24B, the signal charge (e ⁇ ) generated in the first photoelectric conversion unit 23L is generated at the side wall portion of the vertical transfer gate electrode TRG1 of the first transfer transistor 24L provided near the corner 271. , and flows into the first charge storage region 25L through the channel region.
- the second transfer transistor 24R is provided near the corner of the photoelectric conversion unit 21 .
- the second transfer transistor 24R is provided near the corner of the active region 20a where the photoelectric conversion unit 21 is provided.
- the second transfer transistor 24R is provided closer to the corner on the second photoelectric conversion unit 23R side in the X direction.
- FIG. 24A shows an example in which the second transfer transistor 24R is provided closer to the corner 272 of the corners 272 and 274 on the second photoelectric conversion unit 23R side.
- the second transfer transistor 24R is provided in a triangular shape in plan view.
- the second transfer transistor 24R is a vertical transistor like the first transfer transistor 24L, and has a vertical transfer gate electrode TRG2 formed by digging into the semiconductor layer 20. .
- a channel region of the second transfer transistor 24R is formed along the sidewall portion of the vertical transfer gate electrode TRG2.
- the signal charge generated in the second photoelectric conversion unit 23R is formed along the side wall of the vertical transfer gate electrode TRG2 of the second transfer transistor 24R provided near the corner 272 and passes through the channel region. , flows into the second charge storage region 25R.
- the first transfer transistor 24L and the second transfer transistor 24R are each provided near the corner of the photoelectric conversion unit 21, and the first transfer transistor 24L and the second transfer transistor 24R Since the second transfer transistor 24R is a vertical transistor, it is possible to further separate the second portion 522 of the separation section 50E from the transfer gate electrodes TRG1 and TRG2 compared to the case of the ninth embodiment. . Therefore, it is possible to further suppress fluctuations in the height of the first potential barrier P1, which is the potential barrier of the separation section 50E, due to the ON/OFF operations of the first transfer transistor 24L and the second transfer transistor 24R.
- the transfer gate electrodes TRG1 and TRG2 are vertical transistors, so the gate length can be increased compared to the case of planar transistors. Therefore, even when the pixels 3 are miniaturized, it is easy to maintain the transfer capability.
- a strong electric field may be applied between the charge storage region and the transfer gate electrode, particularly during signal charge transfer, and white spots may occur.
- an insulator may be embedded in the semiconductor layer 20 between the charge storage region and the transfer gate electrode to provide a sidewall structure.
- FIGS. 25A, 25B, and 26 An eleventh embodiment of the present technology, shown in FIGS. 25A, 25B, and 26, is described below.
- the solid-state imaging device 1 according to the eleventh embodiment differs from the solid-state imaging device 1 according to the above-described first embodiment in that the first charge accumulation region 25L and the second charge accumulation region 25L provided individually for each photoelectric conversion unit The only difference is that the charge accumulation region 25R is integrated into one charge accumulation region 25.
- the configuration of the solid-state imaging device 1 is basically the same as that of the solid-state imaging device 1 of the first embodiment described above. It's becoming In addition, the same code
- the charge accumulation region 25 penetrates the third region 53 closer to the transfer gate electrodes TRG1 and TRG2 of the two third regions 53 provided along the Y direction.
- the first transfer transistor 24L is provided so as to form a channel in the active region between the first photoelectric conversion section 23L and the charge accumulation region 25.
- the second transfer transistor 24R is provided so as to form a channel in the active region between the second photoelectric conversion section 23R and the charge storage region 25.
- the charge storage region 25 includes both the function of the first charge storage region 25L and the function of the second charge storage region 25R provided separately from the first charge storage region 25L. Such a configuration is also shown in the equivalent circuit diagram of FIG.
- the solid-state imaging device 1 according to the eleventh embodiment is configured to have one charge accumulation region 25, compared to the case where the first charge accumulation region 25L and the second charge accumulation region 25R are separately provided, Wiring for electrically connecting the charge storage regions is not required. Therefore, parasitic capacitance such as parasitic capacitance between wires and parasitic capacitance between the wiring and the substrate can be suppressed from being superimposed on the charge accumulation region 25 . As a result, a decrease in conversion efficiency can be suppressed.
- FIGS. 27A, 27B, and 28 A twelfth embodiment of the present technology, shown in FIGS. 27A, 27B, and 28, is described below.
- the solid-state imaging device 1 according to the twelfth embodiment differs from the solid-state imaging device 1 according to the above-described first embodiment in that the first charge accumulation region 25L and the second charge accumulation region 25L provided individually for each photoelectric conversion unit
- the charge accumulation region 25R is integrated with the charge accumulation region 25R to form a single charge accumulation region 25, and the single charge accumulation region 25 is shared by a plurality of photoelectric conversion units 21 (pixels 3). 1 is basically the same as the solid-state imaging device 1 of the first embodiment described above.
- the charge accumulation region 25 penetrates the third region 53 closer to the transfer gate electrodes TRG1 and TRG2 of the two third regions 53 provided along the Y direction and the unit isolation portion 22 .
- the first transfer transistor 241 is provided so as to form a channel in the active region between the first photoelectric conversion section 231 and the charge accumulation region 25 .
- the second transfer transistor 242 is provided to form a channel in the active region between the second photoelectric conversion section 232 and the charge accumulation region 25 .
- the third transfer transistor 243 is provided so as to form a channel in the active region between the third photoelectric conversion section 233 and the charge accumulation region 25 .
- the fourth transfer transistor 244 is provided to form a channel in the active region between the first photoelectric conversion section 234 and the charge storage region 25 .
- Such a configuration is also shown in the equivalent circuit diagram of FIG.
- the charge accumulation region 25 is shared by a plurality of photoelectric conversion units 21 (pixels 3). That is, by increasing the number of pixels 3 that share the charge accumulation region 25, it is possible to reduce the number of reset transistors RST, amplification transistors AMP, and selection transistors SEL for driving the pixels 3. It can be a structure corresponding to the change.
- the solid-state imaging device 1 according to the thirteenth embodiment differs from the solid-state imaging device 1 according to the above-described first embodiment in that it has a structure in which two semiconductor substrates are bonded together.
- the configuration of the imaging device 1 is basically the same as that of the solid-state imaging device 1 of the first embodiment described above.
- symbol is attached
- the solid-state imaging device 1 includes a light receiving substrate 70A and a pixel circuit board 70B superimposed on the light receiving substrate 70A. That is, the solid-state imaging device 1 is a laminated CIS (CMOS Image Sensor).
- CMOS Image Sensor CMOS Image Sensor
- the light-receiving substrate 70A has a semiconductor layer 20A having a first surface S1 and a second surface S2 located opposite to each other, and a multilayer wiring layer 30A provided on the first surface S1 side of the semiconductor layer 20A. .
- Known members such as the color filter 42 and the microlens layer 43 are provided on the second surface S2 side of the semiconductor layer 20A in the same manner as in the first embodiment, but the illustration thereof is omitted here.
- a photoelectric conversion unit 21 is provided in the semiconductor layer 20A.
- the pixel circuit board 70B has a semiconductor layer 20B and a multilayer wiring layer 30B provided on one side of the semiconductor layer 20B.
- a readout circuit 15 is provided in the semiconductor layer 20B.
- the other surface of the semiconductor layer 20B is overlapped with the surface of the multilayer wiring layer 30A opposite to the semiconductor layer 20A side.
- the readout circuit 15 and the photoelectric conversion unit 21 are electrically connected via the through electrodes 80 .
- the readout circuit 15 and the photoelectric conversion unit 21 are provided on separate substrates.
- the photoelectric conversion unit 21 is not limited to the photoelectric conversion unit 21 described in the first embodiment described above, and may be any of the photoelectric conversion units 21 described in the second embodiment to the twelfth embodiment described above. can be
- the solid-state imaging device 1 according to the fourteenth embodiment differs from the solid-state imaging device 1 according to the above-described first embodiment in that it has a structure in which three semiconductor substrates are bonded together.
- the configuration of the imaging device 1 is basically the same as that of the solid-state imaging device 1 of the first embodiment described above.
- symbol is attached
- the solid-state imaging device 1 includes a light-receiving substrate 70A, a pixel circuit substrate 70B overlaid on the light-receiving substrate 70A, and a logic circuit substrate 70C overlaid on the pixel circuit substrate 70B. That is, the solid-state imaging device 1 is a laminated CIS (CMOS Image Sensor).
- CMOS Image Sensor CMOS Image Sensor
- the logic circuit board 70C has a semiconductor layer 20C and a multilayer wiring layer 30C provided on one side of the semiconductor layer 20C.
- a transistor group 16 that constitutes the logic circuit 13 of FIG. 2 is provided in the semiconductor layer 20C.
- the multilayer wiring layer 30C is superimposed on the multilayer wiring layer 30B.
- Electrode pads 17 are formed on the surface of the multilayer wiring layer 30C on the multilayer wiring layer 30B side.
- Electrode pads 18 are formed on the surface of the multilayer wiring layer 30B on the multilayer wiring layer 30C side.
- the pixel circuit board 70B and the logic circuit board 70C are electrically connected by bonding the electrode pads 17 and the electrode pads 18 together.
- the photoelectric conversion unit 21 is not limited to the photoelectric conversion unit 21 described in the first embodiment described above, and may be any of the photoelectric conversion units 21 described in the second embodiment to the twelfth embodiment described above. can be
- each of the solid-state imaging devices 1 as described above can be used in various electronic devices such as imaging systems such as digital still cameras and digital video cameras, mobile phones with imaging functions, and other devices with imaging functions. It can be applied to equipment.
- FIG. 31 is a block diagram showing a configuration example of an imaging device mounted on an electronic device.
- an imaging device 101 includes an optical system 102, a solid-state imaging device 103, and a DSP (Digital Signal Processor) 104. 108, a recording device 109, and a power supply system 110 are connected to each other, so that still images and moving images can be captured.
- DSP Digital Signal Processor
- the optical system 102 includes one or more lenses, guides image light (incident light 111) from a subject to the solid-state imaging device 103, and focuses it on the light receiving surface (sensor section) of the solid-state imaging device 103. make an image
- the solid-state imaging device 103 As the solid-state imaging device 103, the solid-state imaging device 1 having any of the configuration examples described above is applied. Electrons are accumulated in the solid-state imaging device 103 for a certain period of time according to the image formed on the light receiving surface via the optical system 102 . A signal corresponding to the electrons accumulated in the solid-state imaging device 103 is supplied to the DSP 104 .
- the DSP 104 performs various signal processing on the signal from the solid-state imaging device 103 to obtain an image, and temporarily stores the image data in the memory 108 .
- the image data stored in the memory 108 is recorded in the recording device 109 or supplied to the display device 105 to display the image.
- the operation system 106 receives various operations by the user and supplies operation signals to each block of the imaging apparatus 101 , and the power supply system 110 supplies electric power necessary for driving each block of the imaging apparatus 101 .
- the technology (the present technology) according to the present disclosure can be applied to various products.
- the technology according to the present disclosure can be realized as a device mounted on any type of moving body such as automobiles, electric vehicles, hybrid electric vehicles, motorcycles, bicycles, personal mobility, airplanes, drones, ships, and robots. may
- FIG. 32 is a block diagram showing a schematic configuration example of a vehicle control system, which is an example of a mobile control system to which the technology according to the present disclosure can be applied.
- a vehicle control system 12000 includes a plurality of electronic control units connected via a communication network 12001.
- the vehicle control system 12000 includes a driving system control unit 12010, a body system control unit 12020, a vehicle exterior information detection unit 12030, a vehicle interior information detection unit 12040, and an integrated control unit 12050.
- a microcomputer 12051, an audio/image output unit 12052, and an in-vehicle network I/F (interface) 12053 are illustrated.
- the drive system control unit 12010 controls the operation of devices related to the drive system of the vehicle according to various programs.
- the driving system control unit 12010 includes a driving force generator for generating driving force of the vehicle such as an internal combustion engine or a driving motor, a driving force transmission mechanism for transmitting the driving force to the wheels, and a steering angle of the vehicle. It functions as a control device such as a steering mechanism to adjust and a brake device to generate braking force of the vehicle.
- the body system control unit 12020 controls the operation of various devices equipped on the vehicle body according to various programs.
- the body system control unit 12020 functions as a keyless entry system, a smart key system, a power window device, or a control device for various lamps such as headlamps, back lamps, brake lamps, winkers or fog lamps.
- the body system control unit 12020 can receive radio waves transmitted from a portable device that substitutes for a key or signals from various switches.
- the body system control unit 12020 receives the input of these radio waves or signals and controls the door lock device, power window device, lamps, etc. of the vehicle.
- the vehicle exterior information detection unit 12030 detects information outside the vehicle in which the vehicle control system 12000 is installed.
- the vehicle exterior information detection unit 12030 is connected with an imaging section 12031 .
- the vehicle exterior information detection unit 12030 causes the imaging unit 12031 to capture an image of the exterior of the vehicle, and receives the captured image.
- the vehicle exterior information detection unit 12030 may perform object detection processing or distance detection processing such as people, vehicles, obstacles, signs, or characters on the road surface based on the received image.
- the imaging unit 12031 is an optical sensor that receives light and outputs an electrical signal according to the amount of received light.
- the imaging unit 12031 can output the electric signal as an image, and can also output it as distance measurement information.
- the light received by the imaging unit 12031 may be visible light or non-visible light such as infrared rays.
- the in-vehicle information detection unit 12040 detects in-vehicle information.
- the in-vehicle information detection unit 12040 is connected to, for example, a driver state detection section 12041 that detects the state of the driver.
- the driver state detection unit 12041 includes, for example, a camera that captures an image of the driver, and the in-vehicle information detection unit 12040 detects the degree of fatigue or concentration of the driver based on the detection information input from the driver state detection unit 12041. It may be calculated, or it may be determined whether the driver is dozing off.
- the microcomputer 12051 calculates control target values for the driving force generator, the steering mechanism, or the braking device based on the information inside and outside the vehicle acquired by the vehicle exterior information detection unit 12030 or the vehicle interior information detection unit 12040, and controls the drive system control unit.
- a control command can be output to 12010 .
- the microcomputer 12051 realizes the functions of ADAS (Advanced Driver Assistance System) including collision avoidance or shock mitigation, follow-up driving based on inter-vehicle distance, vehicle speed maintenance driving, vehicle collision warning, or vehicle lane deviation warning. Cooperative control can be performed for the purpose of ADAS (Advanced Driver Assistance System) including collision avoidance or shock mitigation, follow-up driving based on inter-vehicle distance, vehicle speed maintenance driving, vehicle collision warning, or vehicle lane deviation warning. Cooperative control can be performed for the purpose of ADAS (Advanced Driver Assistance System) including collision avoidance or shock mitigation, follow-up driving based on inter-vehicle distance, vehicle speed maintenance driving, vehicle collision warning, or vehicle
- the microcomputer 12051 controls the driving force generator, the steering mechanism, the braking device, etc. based on the information about the vehicle surroundings acquired by the vehicle exterior information detection unit 12030 or the vehicle interior information detection unit 12040, so that the driver's Cooperative control can be performed for the purpose of autonomous driving, etc., in which vehicles autonomously travel without depending on operation.
- the microcomputer 12051 can output a control command to the body system control unit 12020 based on the information outside the vehicle acquired by the information detection unit 12030 outside the vehicle.
- the microcomputer 12051 controls the headlamps according to the position of the preceding vehicle or the oncoming vehicle detected by the vehicle exterior information detection unit 12030, and performs cooperative control aimed at anti-glare such as switching from high beam to low beam. It can be carried out.
- the audio/image output unit 12052 transmits at least one of audio and/or image output signals to an output device capable of visually or audibly notifying the passengers of the vehicle or the outside of the vehicle.
- an audio speaker 12061, a display unit 12062 and an instrument panel 12063 are illustrated as output devices.
- the display unit 12062 may include at least one of an on-board display and a head-up display, for example.
- FIG. 33 is a diagram showing an example of the installation position of the imaging unit 12031.
- the vehicle 12100 has imaging units 12101, 12102, 12103, 12104, and 12105 as the imaging unit 12031.
- the imaging units 12101, 12102, 12103, 12104, and 12105 are provided at positions such as the front nose of the vehicle 12100, the side mirrors, the rear bumper, the back door, and the upper part of the windshield in the vehicle interior, for example.
- An image pickup unit 12101 provided in the front nose and an image pickup unit 12105 provided above the windshield in the passenger compartment mainly acquire images in front of the vehicle 12100 .
- Imaging units 12102 and 12103 provided in the side mirrors mainly acquire side images of the vehicle 12100 .
- An imaging unit 12104 provided in the rear bumper or back door mainly acquires an image behind the vehicle 12100 .
- Forward images acquired by the imaging units 12101 and 12105 are mainly used for detecting preceding vehicles, pedestrians, obstacles, traffic lights, traffic signs, lanes, and the like.
- FIG. 33 shows an example of the imaging range of the imaging units 12101 to 12104.
- the imaging range 12111 indicates the imaging range of the imaging unit 12101 provided in the front nose
- the imaging ranges 12112 and 12113 indicate the imaging ranges of the imaging units 12102 and 12103 provided in the side mirrors, respectively
- the imaging range 12114 The imaging range of an imaging unit 12104 provided on the rear bumper or back door is shown. For example, by superimposing the image data captured by the imaging units 12101 to 12104, a bird's-eye view image of the vehicle 12100 viewed from above can be obtained.
- At least one of the imaging units 12101 to 12104 may have a function of acquiring distance information.
- at least one of the imaging units 12101 to 12104 may be a stereo camera composed of a plurality of imaging elements, or may be an imaging element having pixels for phase difference detection.
- the microcomputer 12051 determines the distance to each three-dimensional object within the imaging ranges 12111 to 12114 and changes in this distance over time (relative velocity with respect to the vehicle 12100). , it is possible to extract, as the preceding vehicle, the closest three-dimensional object on the course of the vehicle 12100, which runs at a predetermined speed (for example, 0 km/h or more) in substantially the same direction as the vehicle 12100. can. Furthermore, the microcomputer 12051 can set the inter-vehicle distance to be secured in advance in front of the preceding vehicle, and perform automatic brake control (including following stop control) and automatic acceleration control (including following start control). In this way, cooperative control can be performed for the purpose of automatic driving in which the vehicle runs autonomously without relying on the operation of the driver.
- automatic brake control including following stop control
- automatic acceleration control including following start control
- the microcomputer 12051 converts three-dimensional object data related to three-dimensional objects to other three-dimensional objects such as motorcycles, ordinary vehicles, large vehicles, pedestrians, and utility poles. It can be classified and extracted and used for automatic avoidance of obstacles. For example, the microcomputer 12051 distinguishes obstacles around the vehicle 12100 into those that are visible to the driver of the vehicle 12100 and those that are difficult to see. Then, the microcomputer 12051 judges the collision risk indicating the degree of danger of collision with each obstacle, and when the collision risk is equal to or higher than the set value and there is a possibility of collision, an audio speaker 12061 and a display unit 12062 are displayed. By outputting an alarm to the driver via the drive system control unit 12010 and performing forced deceleration and avoidance steering via the drive system control unit 12010, driving support for collision avoidance can be performed.
- At least one of the imaging units 12101 to 12104 may be an infrared camera that detects infrared rays.
- the microcomputer 12051 can recognize a pedestrian by determining whether or not the pedestrian exists in the captured images of the imaging units 12101 to 12104 .
- recognition of a pedestrian is performed by, for example, a procedure for extracting feature points in images captured by the imaging units 12101 to 12104 as infrared cameras, and performing pattern matching processing on a series of feature points indicating the outline of an object to determine whether or not the pedestrian is a pedestrian.
- the audio image output unit 12052 outputs a rectangular outline for emphasis to the recognized pedestrian. is superimposed on the display unit 12062 . Also, the audio/image output unit 12052 may control the display unit 12062 to display an icon or the like indicating a pedestrian at a desired position.
- the technology according to the present disclosure can be applied to the imaging unit 12031 among the configurations described above. Specifically, any one of the solid-state imaging devices 1 described in the first to fourteenth embodiments can be applied to the imaging unit 12031 .
- the technology according to the present disclosure it is possible to obtain a better captured image, and thus it is possible to reduce driver fatigue.
- Example of application to an endoscopic surgery system The technology (the present technology) according to the present disclosure can be applied to various products.
- the technology according to the present disclosure may be applied to an endoscopic surgery system.
- FIG. 34 is a diagram showing an example of a schematic configuration of an endoscopic surgery system to which the technology (this technology) according to the present disclosure can be applied.
- FIG. 34 shows how an operator (physician) 11131 is performing surgery on a patient 11132 on a patient bed 11133 using an endoscopic surgery system 11000 .
- an endoscopic surgery system 11000 includes an endoscope 11100, other surgical instruments 11110 such as a pneumoperitoneum tube 11111 and an energy treatment instrument 11112, and a support arm device 11120 for supporting the endoscope 11100. , and a cart 11200 loaded with various devices for endoscopic surgery.
- An endoscope 11100 is composed of a lens barrel 11101 whose distal end is inserted into the body cavity of a patient 11132 and a camera head 11102 connected to the proximal end of the lens barrel 11101 .
- an endoscope 11100 configured as a so-called rigid scope having a rigid lens barrel 11101 is illustrated, but the endoscope 11100 may be configured as a so-called flexible scope having a flexible lens barrel. good.
- the tip of the lens barrel 11101 is provided with an opening into which the objective lens is fitted.
- a light source device 11203 is connected to the endoscope 11100, and light generated by the light source device 11203 is guided to the tip of the lens barrel 11101 by a light guide extending inside the lens barrel 11101, where it reaches the objective. Through the lens, the light is irradiated toward the observation object inside the body cavity of the patient 11132 .
- the endoscope 11100 may be a straight scope, a perspective scope, or a side scope.
- An optical system and an imaging element are provided inside the camera head 11102, and the reflected light (observation light) from the observation target is focused on the imaging element by the optical system.
- the imaging device photoelectrically converts the observation light to generate an electrical signal corresponding to the observation light, that is, an image signal corresponding to the observation image.
- the image signal is transmitted to a camera control unit (CCU: Camera Control Unit) 11201 as RAW data.
- CCU Camera Control Unit
- the CCU 11201 is composed of a CPU (Central Processing Unit), a GPU (Graphics Processing Unit), etc., and controls the operations of the endoscope 11100 and the display device 11202 in an integrated manner. Further, the CCU 11201 receives an image signal from the camera head 11102 and performs various image processing such as development processing (demosaicing) for displaying an image based on the image signal.
- CPU Central Processing Unit
- GPU Graphics Processing Unit
- the display device 11202 displays an image based on an image signal subjected to image processing by the CCU 11201 under the control of the CCU 11201 .
- the light source device 11203 is composed of a light source such as an LED (Light Emitting Diode), for example, and supplies the endoscope 11100 with irradiation light for photographing a surgical site or the like.
- a light source such as an LED (Light Emitting Diode), for example, and supplies the endoscope 11100 with irradiation light for photographing a surgical site or the like.
- the input device 11204 is an input interface for the endoscopic surgery system 11000.
- the user can input various information and instructions to the endoscopic surgery system 11000 via the input device 11204 .
- the user inputs an instruction or the like to change the imaging conditions (type of irradiation light, magnification, focal length, etc.) by the endoscope 11100 .
- the treatment instrument control device 11205 controls driving of the energy treatment instrument 11112 for tissue cauterization, incision, blood vessel sealing, or the like.
- the pneumoperitoneum device 11206 inflates the body cavity of the patient 11132 for the purpose of securing the visual field of the endoscope 11100 and securing the operator's working space, and injects gas into the body cavity through the pneumoperitoneum tube 11111. send in.
- the recorder 11207 is a device capable of recording various types of information regarding surgery.
- the printer 11208 is a device capable of printing various types of information regarding surgery in various formats such as text, images, and graphs.
- the light source device 11203 that supplies the endoscope 11100 with irradiation light for photographing the surgical site can be composed of, for example, a white light source composed of an LED, a laser light source, or a combination thereof.
- a white light source is configured by a combination of RGB laser light sources
- the output intensity and output timing of each color (each wavelength) can be controlled with high accuracy. It can be carried out.
- the observation target is irradiated with laser light from each of the RGB laser light sources in a time-division manner, and by controlling the drive of the imaging element of the camera head 11102 in synchronization with the irradiation timing, each of RGB can be handled. It is also possible to pick up images by time division. According to this method, a color image can be obtained without providing a color filter in the imaging device.
- the driving of the light source device 11203 may be controlled so as to change the intensity of the output light every predetermined time.
- the drive of the imaging device of the camera head 11102 in synchronism with the timing of the change in the intensity of the light to obtain an image in a time-division manner and synthesizing the images, a high dynamic A range of images can be generated.
- the light source device 11203 may be configured to be able to supply light in a predetermined wavelength band corresponding to special light observation.
- special light observation for example, the wavelength dependence of light absorption in body tissues is used to irradiate a narrower band of light than the irradiation light (i.e., white light) used during normal observation, thereby observing the mucosal surface layer.
- narrow band imaging in which a predetermined tissue such as a blood vessel is imaged with high contrast, is performed.
- fluorescence observation may be performed in which an image is obtained from fluorescence generated by irradiation with excitation light.
- the body tissue is irradiated with excitation light and the fluorescence from the body tissue is observed (autofluorescence observation), or a reagent such as indocyanine green (ICG) is locally injected into the body tissue and the body tissue is A fluorescence image can be obtained by irradiating excitation light corresponding to the fluorescence wavelength of the reagent.
- the light source device 11203 can be configured to be able to supply narrowband light and/or excitation light corresponding to such special light observation.
- FIG. 35 is a block diagram showing an example of functional configurations of the camera head 11102 and CCU 11201 shown in FIG.
- the camera head 11102 has a lens unit 11401, an imaging section 11402, a drive section 11403, a communication section 11404, and a camera head control section 11405.
- the CCU 11201 has a communication section 11411 , an image processing section 11412 and a control section 11413 .
- the camera head 11102 and the CCU 11201 are communicably connected to each other via a transmission cable 11400 .
- a lens unit 11401 is an optical system provided at a connection with the lens barrel 11101 . Observation light captured from the tip of the lens barrel 11101 is guided to the camera head 11102 and enters the lens unit 11401 .
- a lens unit 11401 is configured by combining a plurality of lenses including a zoom lens and a focus lens.
- the imaging unit 11402 is composed of an imaging element.
- the imaging device constituting the imaging unit 11402 may be one (so-called single-plate type) or plural (so-called multi-plate type).
- image signals corresponding to RGB may be generated by each image pickup element, and a color image may be obtained by synthesizing the image signals.
- the imaging unit 11402 may be configured to have a pair of imaging elements for respectively acquiring right-eye and left-eye image signals corresponding to 3D (Dimensional) display.
- the 3D display enables the operator 11131 to more accurately grasp the depth of the living tissue in the surgical site.
- a plurality of systems of lens units 11401 may be provided corresponding to each imaging element.
- the imaging unit 11402 does not necessarily have to be provided in the camera head 11102 .
- the imaging unit 11402 may be provided inside the lens barrel 11101 immediately after the objective lens.
- the drive unit 11403 is configured by an actuator, and moves the zoom lens and focus lens of the lens unit 11401 by a predetermined distance along the optical axis under control from the camera head control unit 11405 . Thereby, the magnification and focus of the image captured by the imaging unit 11402 can be appropriately adjusted.
- the communication unit 11404 is composed of a communication device for transmitting and receiving various information to and from the CCU 11201.
- the communication unit 11404 transmits the image signal obtained from the imaging unit 11402 as RAW data to the CCU 11201 via the transmission cable 11400 .
- the communication unit 11404 receives a control signal for controlling driving of the camera head 11102 from the CCU 11201 and supplies it to the camera head control unit 11405 .
- the control signal includes, for example, information to specify the frame rate of the captured image, information to specify the exposure value at the time of imaging, and/or information to specify the magnification and focus of the captured image. Contains information about conditions.
- the imaging conditions such as the frame rate, exposure value, magnification, and focus may be appropriately designated by the user, or may be automatically set by the control unit 11413 of the CCU 11201 based on the acquired image signal. good.
- the endoscope 11100 is equipped with so-called AE (Auto Exposure) function, AF (Auto Focus) function, and AWB (Auto White Balance) function.
- the camera head control unit 11405 controls driving of the camera head 11102 based on the control signal from the CCU 11201 received via the communication unit 11404.
- the communication unit 11411 is composed of a communication device for transmitting and receiving various information to and from the camera head 11102 .
- the communication unit 11411 receives image signals transmitted from the camera head 11102 via the transmission cable 11400 .
- the communication unit 11411 transmits a control signal for controlling driving of the camera head 11102 to the camera head 11102 .
- Image signals and control signals can be transmitted by electric communication, optical communication, or the like.
- the image processing unit 11412 performs various types of image processing on the image signal, which is RAW data transmitted from the camera head 11102 .
- the control unit 11413 performs various controls related to imaging of the surgical site and the like by the endoscope 11100 and display of the captured image obtained by imaging the surgical site and the like. For example, the control unit 11413 generates control signals for controlling driving of the camera head 11102 .
- control unit 11413 causes the display device 11202 to display a captured image showing the surgical site and the like based on the image signal that has undergone image processing by the image processing unit 11412 .
- the control unit 11413 may recognize various objects in the captured image using various image recognition techniques. For example, the control unit 11413 detects the shape, color, and the like of the edges of objects included in the captured image, thereby detecting surgical instruments such as forceps, specific body parts, bleeding, mist during use of the energy treatment instrument 11112, and the like. can recognize.
- the control unit 11413 may use the recognition result to display various types of surgical assistance information superimposed on the image of the surgical site. By superimposing and presenting the surgery support information to the operator 11131, the burden on the operator 11131 can be reduced and the operator 11131 can proceed with the surgery reliably.
- a transmission cable 11400 connecting the camera head 11102 and the CCU 11201 is an electrical signal cable compatible with electrical signal communication, an optical fiber compatible with optical communication, or a composite cable of these.
- wired communication is performed using the transmission cable 11400, but communication between the camera head 11102 and the CCU 11201 may be performed wirelessly.
- the technology according to the present disclosure can be applied to the imaging unit 11402 among the configurations described above. Specifically, any one of the solid-state imaging devices 1 described in the first to fourteenth embodiments can be applied to the imaging unit 11402 .
- the technology according to the present disclosure can be applied to the imaging unit 11402, a clearer image of the surgical site can be obtained, so that the operator can reliably check the surgical site.
- the technology according to the present disclosure may also be applied to, for example, a microsurgery system.
- the second portion 522 is provided at a position apart from the transfer gate electrodes TRG1 and TRG2 in the Y direction of the semiconductor layer 20. It may be combined with the solid-state imaging device 1 according to the embodiment to the fourth embodiment and the solid-state imaging device 1 according to the sixth embodiment to the 14th embodiment. Further, for example, each of the transfer gate electrodes TRG1 and TRG2 described in the solid-state imaging device 1 according to the ninth embodiment and the solid-state imaging device 1 according to the tenth embodiment is arranged near the corner of the photoelectric conversion unit 21. , to the solid-state imaging devices 1 according to the first to eighth embodiments and the eleventh to fourteenth embodiments. combination is possible.
- the present technology may be configured as follows.
- the semiconductor layer includes a first photoelectric conversion unit, a second photoelectric conversion unit, and a separation unit provided between the first photoelectric conversion unit and the second photoelectric conversion unit and capable of forming a first potential barrier.
- the separating portion has a first conductivity type and a first region made of an insulating material extending in the thickness direction of the semiconductor layer from the element formation surface side, and is provided on the light incident surface side of the first region. a second region made of a semiconductor region into which impurities are implanted; Solid-state imaging device.
- the semiconductor layer has a groove extending in the thickness direction of the semiconductor layer from the element formation surface;
- the second region includes a first portion having a first conductivity type impurity concentration and a first conductivity type impurity concentration having a first conductivity type impurity concentration. and a second portion having a lower second density.
- the second portion is provided on the light incident surface side of the first region, and the first portion is provided on the light incident surface side of the second portion. ).
- the separation section has a hole accumulation region provided on the light incident surface side of the first region in the thickness direction of the semiconductor layer, In the thickness direction of the semiconductor layer, the second portion is provided on the light incident surface side of the hole accumulation region, and the first portion is provided on the light incident surface side of the second portion, ( 3) The solid-state imaging device described in 3).
- the second portion is a passage through which signal charges pass when the signal charges move between the first photoelectric conversion portion and the second photoelectric conversion portion, and the first portion is the first photoelectric conversion portion.
- the solid-state imaging device according to any one of (3) to (5), which is an impurity isolation region that suppresses movement of signal charges between the second photoelectric conversion portion and the second photoelectric conversion portion.
- the first photoelectric conversion unit and the second photoelectric conversion unit are arranged along a first direction, the first transfer transistor and the second transfer transistor are provided near one side of the photoelectric conversion unit in a second direction that intersects with the first direction in plan view;
- the charge storage region includes a first charge storage region and a second charge storage region provided separately from the first charge storage region; the first charge accumulation region accumulates signal charges transferred from the first photoelectric conversion unit by the first transfer transistor;
- the solid-state imaging device according to any one of (1) to (8), wherein the second charge accumulation region accumulates signal charges transferred from the second photoelectric conversion section by the second transfer transistor.
- the first photoelectric conversion unit and the second photoelectric conversion unit are arranged along a first direction,
- the semiconductor layer has a unit separation portion that separates the adjacent photoelectric conversion units, (1) to (9), wherein the separation section includes a third region projecting from the unit separation section provided along the first direction toward the first region and the second region;
- the solid-state imaging device according to any one of 1.
- the solid-state imaging device according to (10), wherein the unit isolation section and the third region are impurity isolation regions that are made of a semiconductor region implanted with an impurity exhibiting a first conductivity type and suppress movement of signal charges.
- the unit separation section is made of an insulating material provided from one to the other of the light incident surface and the element forming surface in the thickness direction of the semiconductor layer.
- the third region is made of an insulating material provided from one to the other of the light incident surface and the element forming surface.
- the solid-state imaging device according to (12), wherein the width of the unit separation section is different in the thickness direction of the semiconductor layer.
- the solid-state imaging device wherein the width of the third region is different in the thickness direction of the semiconductor layer.
- the unit isolation portion is made of a semiconductor region implanted with an impurity exhibiting a first conductivity type, and has a portion functioning as an impurity isolation region for suppressing movement of signal charges and a portion made of an insulating material, In the thickness direction of the semiconductor layer, the unit isolation portion has the portion made of a semiconductor region implanted with an impurity exhibiting a first conductivity type near the element formation surface side, and the portion made of an insulating material.
- the solid-state imaging device (10), provided near the light incident surface.
- the third region is made of a semiconductor region implanted with an impurity exhibiting a first conductivity type, and has a portion functioning as an impurity isolation region for suppressing movement of signal charges and a portion made of an insulating material, In the thickness direction of the semiconductor layer, the third region has the portion made of an impurity-implanted semiconductor region closer to the element formation surface side, and the portion made of an insulating material closer to the light incident surface side.
- a solid-state imaging device an optical system for forming image light from a subject on the solid-state imaging device; with The solid-state imaging device is A semiconductor layer having one surface as a light incident surface and the other surface as an element formation surface, The semiconductor layer includes a first photoelectric conversion unit, a second photoelectric conversion unit, and a separation unit provided between the first photoelectric conversion unit and the second photoelectric conversion unit and capable of forming a first potential barrier.
- the separating portion has a first conductivity type and a first region made of an insulating material extending in the thickness direction of the semiconductor layer from the element formation surface side, and is provided on the light incident surface side of the first region. a second region made of a semiconductor region into which impurities are implanted; Electronics.
- a method of manufacturing a solid-state imaging device comprising:
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Electromagnetism (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Solid State Image Pick-Up Elements (AREA)
Abstract
Description
1.第1実施形態
2.第2実施形態
3.第3実施形態
4.第4実施形態
5.第5実施形態
6.第6実施形態
7.第7実施形態
8.第8実施形態
9.第9実施形態
10.第10実施形態
11.第11実施形態
12.第12実施形態
13.第13実施形態
14.第14実施形態
15.応用例
1.電子機器への応用例
2.移動体への応用例
3.内視鏡手術システムへの応用例
この実施形態1では、裏面照射型のCMOS(Complementary Metal Oxide Semiconductor)イメージセンサである固体撮像装置に本技術を適用した一例について説明する。
まず、固体撮像装置1の全体構成について説明する。図1に示すように、本技術の第1実施形態に係る固体撮像装置1は、平面視したときの二次元平面形状が方形状の半導体チップ2を主体に構成されている。すなわち、固体撮像装置1は、半導体チップ2に搭載されている。この固体撮像装置1は、図31に示すように、光学系(光学レンズ)102を介して被写体からの像光(入射光111)を取り込み、撮像面上に結像された入射光111の光量を画素単位で電気信号に変換して画素信号として出力する。
図2に示すように、半導体チップ2は、垂直駆動回路4、カラム信号処理回路5、水平駆動回路6、出力回路7及び制御回路8などを含むロジック回路13を備えている。ロジック回路13は、電界効果トランジスタとして、例えば、nチャネル導電型のMOSFET(Metal Oxide Semiconductor Field Effect Transistor)及びpチャネル導電型のMOSFETを有するCMOS(Complenentary MOS)回路で構成されている。
図3に示すように、画素3の各々は、光電変換ユニット21を備えている。光電変換ユニット21は、光電変換素子PD1,PD2と、この光電変換素子PD1,PD2で光電変換された信号電荷を蓄積(保持)する電荷蓄積領域(フローティングディフュージョン:Floating Diffusion)FD1,FD2と、この光電変換素子PD1,PD2で光電変換された信号電荷を電荷蓄積領域FD1,FD2に転送する転送トランジスタTR1,TR2と、を備えている。また、複数の画素3の各々の画素3は、光電変換ユニット21、及び電荷蓄積領域FD1,FD2に電気的に接続された読出し回路15を備えている。
次に、固体撮像装置1の具体的な構成について、図4A、図4B、図5、図6Aから図6Cまでを用いて説明する。
図5に示すように、固体撮像装置1は、互いに反対側に位置する第1の面S1及び第2の面S2を有する半導体層20と、この半導体層20の第1の面S1側に、この第1の面S1側から順次設けられた、層間絶縁膜31及び配線層32を含む多層配線層30と、支持基板41とを備えている。また、半導体チップ2は、半導体層20の第2の面S2側に、カラーフィルタ42及びマイクロレンズ(オンチップレンズ)層43等の公知の部材を備えている。ここでは、カラーフィルタ42及びマイクロレンズ層43以外の公知の部材の図示は省略する。また、マイクロレンズ層43は、複数のマイクロレンズ43aを有する。
図4Aに示すように、半導体層20は、ユニット分離部22で区画された島状の活性領域(素子形成領域)20aを有している。この活性領域20aは、画素3毎に設けられている。半導体層20は、そのようなユニット分離部22を複数有している。図4Aでは、X方向及びY方向に繰り返し配置された計4つの画素3を例示しているが、画素3は、この数に限定されるものではない。
図4Aに示すように、画素3毎に設けられた活性領域20aの各々には、光電変換ユニット21が設けられている。つまり、半導体層20は、画素3毎に設けられた光電変換ユニット21を複数有している。また、隣接する光電変換ユニット21同士の間は、半導体層20に設けられたユニット分離部22により分離されている。また、複数の画素3が行列状に配置されているので、一つの光電変換ユニット21は、ユニット分離部22に囲まれている。
第1光電変換部23L及び第2光電変換部23Rの各々は、半導体層20の第2の面(光入射面,裏面)S2側から入射した光を光電変換して信号電荷を生成する。また、第1光電変換部23L及び第2光電変換部23Rの各々は、生成された信号電荷を一時的に蓄積する電荷蓄積領域としても機能する。これら第1光電変換部23Lと第2光電変換部23Rとは、光電変換ユニット21内において第1方向に沿って配列されている。ここでは第1方向はX方向であるとして説明するが、厚み方向に垂直な方向であればX方向以外の方向であっても良い。また、第1光電変換部23L及び第2光電変換部23Rの各々は、第2導電型、例えばn型の半導体領域を含んでいる。
図4A及び図5等に示す第1転送トランジスタ24Lは、図3の転送トランジスタTR1に相当する。図4A及び図5に示すように、第1転送トランジスタ24Lは、半導体層20の第1の面S1側に設けられ、例えばnチャネルのMOSFETである。第1転送トランジスタ24Lは、第1光電変換部23Lと第1電荷蓄積領域25Lとの間の活性領域にチャネルを形成するように設けられ、第1の面S1上に順次積層された図示しないゲート絶縁膜と転送ゲート電極TRG1とを有する。第1転送トランジスタ24Lは、ゲート―ソース間の電圧に応じてオン、オフすることにより、ソース領域として機能する第1光電変換部23Lからドレイン領域として機能する第1電荷蓄積領域25Lへ信号電荷を転送する場合と、転送しない場合がある。ここでは、第1転送トランジスタ24Lがオンの時に信号電荷を転送し、オフの時に信号電荷を転送しないとして、説明する。
第1電荷蓄積領域25Lは、半導体層20の第1の面S1側寄りに設けられ、第1光電変換部23Lから転送されて来た信号電荷を一時的に蓄積する電荷蓄積領域である。第1電荷蓄積領域25Lは、第2導電型、例えばn型の浮遊拡散領域である。第2電荷蓄積領域25Rは、半導体層20の第1の面S1側寄りに設けられ、第2光電変換部23Rから転送されて来た信号電荷を一時的に蓄積する電荷蓄積領域である。第2電荷蓄積領域25Rは、第2導電型、例えばn型の浮遊拡散領域である。
図6A、図6B、及び図6Cに示すように、分離部50は、第1光電変換部23Lと第2光電変換部23Rとの間に設けられ、第1光電変換部23Lと第2光電変換部23Rとを分離する画素ユニット内分離部である。図4Bに示すように、分離部50は、上述の第2ポテンシャル障壁P2より低い第1ポテンシャル障壁P1を形成可能である。分離部50により第1光電変換部23Lと第2光電変換部23Rとの間に第1ポテンシャル障壁P1が形成されるので、第1光電変換部23Lと第2光電変換部23Rとの各々は、第1ポテンシャル障壁P1の高さまで独立して信号電荷を蓄積することができる。そして、蓄積された信号電荷の量が第1ポテンシャル障壁P1の高さを超えると、第1光電変換部23Lと第2光電変換部23Rとの間に設けられたオーバーフローパスを介して、第1光電変換部23Lと第2光電変換部23Rとのうちの一方から他方へ信号電荷が流れる。第1ポテンシャル障壁P1の高さは、不純物の濃度によって制御される。
図4Aに示すように、ユニット分離部22は、隣接する二つの光電変換ユニット21の間に設けられていて、隣接する二つの光電変換ユニット21を分離している。ユニット分離部22は、X方向に隣接する二つの光電変換ユニット21の間と、Y方向に隣接する二つの光電変換ユニット21の間とに設けられている。
画素3毎に設けられた活性領域20a(図4A)の各々には、読み出し回路15のリセットトランジスタRSTと、増幅トランジスタAMPと、選択トランジスタSELとが構成されている。なお、図3以外の図では、リセットトランジスタRST、選択トランジスタSEL、及び増幅トランジスタAMPの図示を省略している。
リセットトランジスタRSTは、例えばnチャネルのMOSFETである。リセットトランジスタRSTは、第1の面S1上に順次積層された図示しないゲート絶縁膜及びリセットゲート電極を有する。リセットトランジスタRSTは、ゲート―ソース間の電圧に応じてオン、オフする。そして、リセットトランジスタRSTがオンすると、第1電荷蓄積領域25L(FD1)及び第2電荷蓄積領域25R(FD2)の電位は所定の電位にリセットされる。
選択トランジスタSELは、例えばnチャネルのMOSFETである。選択トランジスタSELは、第1の面S1上に順次積層された図示しないゲート絶縁膜及び選択ゲート電極を有する。選択トランジスタSELは、ゲート―ソース間の電圧に応じてオン、オフする。そして、選択トランジスタSELがオンしたタイミングで、読み出し回路15から画素信号が出力される。
増幅トランジスタAMPは、例えばnチャネルのMOSFETである。増幅トランジスタAMPは、第1の面S1上に順次積層された図示しないゲート絶縁膜及び増幅ゲート電極を有する。増幅トランジスタAMPは、選択トランジスタSELがオン状態となると、第1電荷蓄積領域25L及び/又は第2電荷蓄積領域25Rの電位を増幅する。
以下、図面を参照して、本技術に係る第1実施形態の固体撮像装置1の動作について、図面を参照して説明する。固体撮像装置1に光が入射すると、光は、マイクロレンズ43a及びカラーフィルタ42等を通過して第1光電変換部23Lと第2光電変換部23Rとに入射する。そして、入射した光量に応じて、第1光電変換部23Lから出力Q1、第2光電変換部23Rから出力Q2を得る。そして、出力Q1,Q2に基づいてオートフォーカスが行われ、Q1とQ2との和である加算信号Q3(Q3=Q1+Q2)に基づいて画像が生成される。図7の横軸は入射光量であり、縦軸は光電変換部の出力である。図7には、第1光電変換部23Lの出力Q1と、第2光電変換部23Rの出力Q2と、Q1とQ2との和である加算信号Q3(Q3=Q1+Q2)が示されている。また、光量が0からL1までの領域を第1範囲、光量がL1を超えてL2までの領域を第2範囲、光量がL2を超えてL3までの領域を第3範囲、光量がL3を超える領域を第4範囲と呼ぶ。また、図7は、第1光電変換部23Lが第2光電変換部23Rより先に飽和する例を示している。
次に、本技術に係る第1実施形態の固体撮像装置1の製造方法について、図10Aから図10Fまでを用いて説明する。この第1実施形態では、主に、固体撮像装置1の製造工程に含まれる、第1光電変換部23L及び第2光電変換部23R、分離部50、及びユニット分離部22の製造工程について説明する。そして、固体撮像装置1の他の構成要素については、その製造方法を省略する。
ここでは、まず、従来の分離部50’について、考える。従来の分離部50’は、例えば、特許文献2に記載の、ポテンシャル障壁として機能するP型半導体領域306である。従来の分離部50’のポテンシャル障壁(第1ポテンシャル障壁P1)を転送トランジスタのポテンシャル障壁(第2ポテンシャル障壁P2)より低くする場合、この第1ポテンシャル障壁P1の高さの設定が重要である。以下、図11Aから図11Dまでを参照して、第1ポテンシャル障壁P1の高さの設定について、説明する。
図14Aから14Dまでに示す本技術の第2実施形態について、以下に説明する。本第2実施形態に係る固体撮像装置1が上述の第1実施形態に係る固体撮像装置1と相違するのは、ユニット分離部22の一部が絶縁材料で形成されている点であり、それ以外の固体撮像装置1の構成は、基本的に上述の第1実施形態の固体撮像装置1と同様の構成になっている。なお、すでに説明した構成要素については、同じ符号を付してその説明を省略する。
固体撮像装置1は、ユニット分離部22に代えてユニット分離部22Aを有する。ユニット分離部22Aは、第1導電型を呈する不純物が注入された半導体領域からなり、信号電荷の移動を抑制する不純物分離領域として機能する部分であるユニット分離部22A1と、絶縁材料からなる部分であるユニット分離部22A2とを有する。半導体層20の厚み方向において、ユニット分離部22Aは、ユニット分離部22A1を第1の面S1側寄りに有し、ユニット分離部22A2を第2の面S2側寄りに有する。
この第2実施形態に係る固体撮像装置1であっても、上述の第1実施形態に係る固体撮像装置1と同様の効果が得られる。
なお、ユニット分離部22A1のZ方向の寸法とユニット分離部22A2のZ方向の寸法との相対関係は、図示された関係に限定されるものではない。
図15Aから図15Dまでに示す本技術の第3実施形態について、以下に説明する。本第3実施形態に係る固体撮像装置1が上述の第1実施形態に係る固体撮像装置1と相違するのは、分離部50の第3領域53の一部が絶縁材料で形成されている点と、ユニット分離部22に代えて第2実施形態のユニット分離部22Aを備える点とであり、それ以外の固体撮像装置1の構成は、基本的に上述の第1実施形態の固体撮像装置1と同様の構成になっている。なお、すでに説明した構成要素については、同じ符号を付してその説明を省略する。
固体撮像装置1は、分離部50に代えて分離部50Bを有する。分離部50Bは、半導体層20において第1実施形態の分離部50と同じ領域に設けられている。分離部50Bは、第1領域51と、第2領域52と、第3領域53Bとを有する。第3領域53Bは、第1導電型を呈する不純物が注入された半導体領域からなり、信号電荷の移動を抑制する不純物分離領域として機能する部分である第3領域53B1と、絶縁材料からなる部分である第3領域53B2とを有する。半導体層20の厚み方向において、第3領域53Bは、第3領域53B1を第1の面S1側寄りに有し、第3領域53B2を第2の面S2側寄りに有する。
この第3実施形態に係る固体撮像装置1であっても、上述の第1実施形態に係る固体撮像装置1と同様の効果が得られる。
図16Aから図16Cまでに示す本技術の第4実施形態について、以下に説明する。本第4実施形態に係る固体撮像装置1が上述の第1実施形態に係る固体撮像装置1と相違するのは、ユニット分離部22の全体が絶縁材料で形成されている点であり、それ以外の固体撮像装置1の構成は、基本的に上述の第1実施形態の固体撮像装置1と同様の構成になっている。なお、すでに説明した構成要素については、同じ符号を付してその説明を省略する。
固体撮像装置1は、ユニット分離部22に代えてユニット分離部22Cを有する。半導体層20の厚み方向において、ユニット分離部22Cは、第2の面S2及び第1の面S1の一方から他方まで設けられた絶縁材料からなる。ユニット分離部22Cは、半導体層20に形成された溝に埋め込まれた(設けられた)絶縁材料からなり、隣接する二つの光電変換ユニット21の間で信号電荷の移動を抑制する絶縁物分離領域として機能する。ここで、溝は、半導体層20の第2の面S2及び第1の面S1の一方から他方まで設けられている。すなわち、ユニット分離部22Cは、半導体層20に設けられたFTI(Full trench isolation)である。絶縁材料は、例えば酸化シリコン(SiO2)である。
この第4実施形態に係る固体撮像装置1であっても、上述の第1実施形態に係る固体撮像装置1と同様の効果が得られる。
図17A及び図17Bに示す本技術の第5実施形態について、以下に説明する。本第5実施形態に係る固体撮像装置1が上述の第1実施形態に係る固体撮像装置1と相違するのは、Y方向に沿って分離部の第2部分522が第1転送トランジスタ24L及び第2転送トランジスタ24Rから離れた位置に設けられている点と、ユニット分離部22に代えてユニット分離部22Cを有する点であり、それ以外の固体撮像装置1の構成は、基本的に上述の第1実施形態の固体撮像装置1と同様の構成になっている。なお、すでに説明した構成要素については、同じ符号を付してその説明を省略する。なお、図17AのA-A切断線に沿った断面構造の主部を示す縦断面図は図16Bと同じであるため、ここでは図示を省略する。
固体撮像装置1は、分離部50に代えて分離部50Dを有する。分離部50Dは、第1領域51と、第2領域52と、第3領域53Dとを有する。第1領域51及び第2領域52は、第1転送トランジスタ24L及び第2転送トランジスタ24Rの位置に関連し、上述の第1実施形態とは異なる位置に設けられている。より具体的には、第1転送トランジスタ24L及び第2転送トランジスタ24Rは、平面視でX方向(第1方向)と交差するY方向(第2方向)において、光電変換ユニット21の一方側寄りに設けられているのに対し、第1領域51及び第2領域52は、第2方向において、光電変換ユニット21の他方側寄りに設けられている。より具体的には、第1領域51及び第2領域52は、光電変換ユニット21の第2方向における中心より第2方向の他方側寄りに設けられている。そして、第1領域51及び第2領域52は、光電変換ユニット21の第2方向における中心を含まない位置に設けられている。第1領域51及び第2領域52のこれ以外の構成は、第1実施形態の第1領域51及び第2領域52と同じである。
この第5実施形態に係る固体撮像装置1であっても、上述の第1実施形態に係る固体撮像装置1と同様の効果が得られる。
図18A及び図18Bに示す本技術の第6実施形態について、以下に説明する。本第6実施形態に係る固体撮像装置1が上述の第1実施形態に係る固体撮像装置1と相違するのは、分離部50(第3領域53E)の全体が絶縁材料で形成されている点と、ユニット分離部22に代えてユニット分離部22Cを有する点であり、それ以外の固体撮像装置1の構成は、基本的に上述の第1実施形態の固体撮像装置1と同様の構成になっている。なお、すでに説明した構成要素については、同じ符号を付してその説明を省略する。なお、図18AのA-A切断線に沿った断面構造の主部を示す縦断面図は図16Bと同じであるため、ここでは図示を省略する。
固体撮像装置1は、分離部50に代えて分離部50Eを有する。分離部50Eは、第1領域51と、第2領域52と、第3領域53Eとを有する。半導体層20の厚み方向において、第3領域53Eは、第2の面S2及び第1の面S1の一方から他方まで設けられた絶縁材料からなる。第3領域53Eは、半導体層20に形成された溝に埋め込まれた(設けられた)絶縁材料からなり、信号電荷の移動を抑制する絶縁物分離領域として機能する。ここで、溝は、半導体層20の第2の面S2及び第1の面S1の一方から他方まで設けられている。すなわち、第3領域53Eは、半導体層20に設けられたFTI(Full trench isolation)である。絶縁材料は、例えば酸化シリコン(SiO2)である。
次に、図面を参照して、本第6実施形態に係る固体撮像装置1の製造方法について、説明する。なお、ここでは、上述の第1実施形態で説明した固体撮像装置1の製造方法と異なる点についてのみ説明する。まず、第1実施形態の10Aに示した工程を行い、次いで、図19Aに示すように、半導体層20にユニット分離部22Cを形成する。この工程において、図19Aには図示を省略しているが、第3領域53Eも形成する。
この第6実施形態に係る固体撮像装置1であっても、上述の第1実施形態に係る固体撮像装置1と同様の効果が得られる。
図20Aから図20Cまでに示す本技術の第7実施形態について、以下に説明する。本第7実施形態に係る固体撮像装置1が上述の第1実施形態に係る固体撮像装置1と相違するのは、分離部が正孔蓄積領域を有する点と、第3領域53に代えて第3領域53Eを有する点と、ユニット分離部22に代えてユニット分離部22Cを有する点であり、それ以外の固体撮像装置1の構成は、基本的に上述の第1実施形態の固体撮像装置1と同様の構成になっている。なお、すでに説明した構成要素については、同じ符号を付してその説明を省略する。
固体撮像装置1は、分離部50に代えて分離部50Fを有する。分離部50Fは、第1領域51と、第2領域52と、第3領域53Eと、正孔蓄積領域54とを有する。正孔蓄積領域54は、半導体層20の厚み方向において、第1領域51の第2の面S2側に設けられている。より具体的には、正孔蓄積領域54は、第1領域51の第2の面S2側の端部51a近傍に設けられている。また、半導体層20の厚み方向において、第2部分522は正孔蓄積領域54の第2の面S2側に設けられ、第1部分521は第2部分522の第2の面S2側に設けられている。
この第7実施形態に係る固体撮像装置1であっても、上述の第1実施形態に係る固体撮像装置1と同様の効果が得られる。
図21Aから図21Cまでに示す本技術の第8実施形態について、以下に説明する。本第8実施形態に係る固体撮像装置1が上述の第1実施形態に係る固体撮像装置1と相違するのは、分離部(第3領域53G)とユニット分離部とが絶縁材料で形成されている点、及び、分離部の幅及びユニット分離部の幅が半導体層20の厚み方向において異なる点であり、それ以外の固体撮像装置1の構成は、基本的に上述の第1実施形態の固体撮像装置1と同様の構成になっている。なお、すでに説明した構成要素については、同じ符号を付してその説明を省略する。
固体撮像装置1は、分離部50に代えて分離部50Gを有する。分離部50Gは、第1領域51と、第2領域52と、第3領域53Gとを有する。第3領域53Gの幅、より具体的には平面視における第3領域53Gの幅(Z方向に垂直な方向の寸法)は、半導体層20の厚み方向によって異なる。より具体的には、第3領域53Gの第2の面S2寄りの部分の幅は、第1の面S1寄りの部分の幅より細くなっている。より具体的には、第3領域53Gの第2の面S2寄りの部分の幅は、第1の面S1寄りの部分の幅よりひと回り細くなっている。
固体撮像装置1は、ユニット分離部22に代えてユニット分離部22Gを有する。ユニット分離部22Gの幅、より具体的には平面視におけるユニット分離部22Gの幅(Z方向に垂直な方向の寸法)は、半導体層20の厚み方向によって異なる。より具体的には、ユニット分離部22Gの第2の面S2寄りの部分の幅は、第1の面S1寄りの部分の幅より細くなっている。より具体的には、ユニット分離部22Gの第2の面S2寄りの部分の幅は、第1の面S1寄りの部分の幅よりひと回り細くなっている。
次に、図面を参照して、本第8実施形態に係る固体撮像装置1の製造方法について、説明する。なお、ここでは、上述の第1実施形態で説明した固体撮像装置1の製造方法と異なる点についてのみ説明する。まず、第1実施形態の10A及び図10Bに示した工程を行う。次いで、図22Aに示すように、光電変換ユニット21において、第1光電変換部23Lと第2光電変換部23Rとの間の半導体層20に不純物を注入して、不純物濃度が第1濃度である第1不純物領域61を形成する。
この第8実施形態に係る固体撮像装置1であっても、上述の第1実施形態に係る固体撮像装置1と同様の効果が得られる。
図23に示す本技術の第9実施形態について、以下に説明する。本第9実施形態に係る固体撮像装置1が上述の第1実施形態に係る固体撮像装置1と相違するのは、第1転送トランジスタ24L及び第1電荷蓄積領域25Lと、第2転送トランジスタ24R及び第2電荷蓄積領域25Rとの各々が光電変換ユニット21の角部寄りに設けられている点と、第3領域53に代えて第3領域53Eを有する点と、ユニット分離部22に代えてユニット分離部22Cを有する点であり、それ以外の固体撮像装置1の構成は、基本的に上述の第1実施形態の固体撮像装置1と同様の構成になっている。なお、すでに説明した構成要素については、同じ符号を付してその説明を省略する。なお、図23のA-A切断線に沿った断面構造の主部を示す縦断面図は図16Bと同じであり、B-B切断線に沿った断面構造の主部を示す縦断面図は図18Bと同じであるため、ここでは図示を省略する。
第1転送トランジスタ24L及び第1電荷蓄積領域25Lは、光電変換ユニット21の角部寄りに設けられている。換言すると、第1転送トランジスタ24L及び第1電荷蓄積領域25Lは、光電変換ユニット21が設けられた活性領域20aの角部寄りに設けられている。光電変換ユニット21(活性領域20a)は、4つの角部271,272,273,274を有している。第1転送トランジスタ24L及び第1電荷蓄積領域25Lは、X方向において第1光電変換部23L側の角部側寄りに設けられている。図23は、第1光電変換部23L側の角部271,273のうちの角部271側寄りに第1転送トランジスタ24L及び第1電荷蓄積領域25Lが設けられた例を示している。また、第1転送トランジスタ24L及び第1電荷蓄積領域25Lうち、第1電荷蓄積領域25Lの方がより角部271寄りの位置に設けられている。また、第1電荷蓄積領域25Lは、平面視で三角形に設けられている。
第2転送トランジスタ24R及び第2電荷蓄積領域25Rは、光電変換ユニット21の角部寄りに設けられている。換言すると、第2転送トランジスタ24R及び第2電荷蓄積領域25Rは、光電変換ユニット21が設けられた活性領域20aの角部寄りに設けられている。第2転送トランジスタ24R及び第2電荷蓄積領域25Rは、X方向において第2光電変換部23R側の角部側寄りに設けられている。図23は、第2光電変換部23R側の角部272,274のうちの角部272側寄りに第2転送トランジスタ24R及び第2電荷蓄積領域25Rが設けられた例を示している。また、第2転送トランジスタ24R及び第2電荷蓄積領域25Rうち、第2電荷蓄積領域25Rの方がより角部272寄りの位置に設けられている。また、第2電荷蓄積領域25Rは、平面視で三角形に設けられている。
この第9実施形態に係る固体撮像装置1であっても、上述の第1実施形態に係る固体撮像装置1と同様の効果が得られる。
図24A及び図24Bに示す本技術の第10実施形態について、以下に説明する。本第10実施形態に係る固体撮像装置1が上述の第1実施形態に係る固体撮像装置1と相違するのは、第1転送トランジスタ24Lと第2転送トランジスタ24Rとの各々が光電変換ユニット21の角部寄りに設けられている点と、第3領域53に代えて第3領域53Eを有する点と、ユニット分離部22に代えてユニット分離部22Cを有する点であり、それ以外の固体撮像装置1の構成は、基本的に上述の第1実施形態の固体撮像装置1と同様の構成になっている。なお、すでに説明した構成要素については、同じ符号を付してその説明を省略する。なお、図24AのA-A切断線に沿った断面構造の主部を示す縦断面図は図16Bと同じであり、B-B切断線に沿った断面構造の主部を示す縦断面図は図18Bと同じであるため、ここでは図示を省略する。
第1転送トランジスタ24Lは、光電変換ユニット21の角部寄りに設けられている。換言すると、第1転送トランジスタ24Lは、光電変換ユニット21が設けられた活性領域20aの角部寄りに設けられている。第1転送トランジスタ24Lは、X方向において第1光電変換部23L側の角部側寄りに設けられている。図24Aは、第1光電変換部23L側の角部271,273のうちの角部271側寄りに第1転送トランジスタ24Lが設けられた例を示している。また、第1転送トランジスタ24Lは、平面視で三角形に設けられている。
第2転送トランジスタ24Rは、光電変換ユニット21の角部寄りに設けられている。換言すると、第2転送トランジスタ24Rは、光電変換ユニット21が設けられた活性領域20aの角部寄りに設けられている。第2転送トランジスタ24Rは、X方向において第2光電変換部23R側の角部側寄りに設けられている。図24Aは、第2光電変換部23R側の角部272,274のうちの角部272側寄りに第2転送トランジスタ24Rが設けられた例を示している。また、第2転送トランジスタ24Rは、平面視で三角形に設けられている。
この第10実施形態に係る固体撮像装置1であっても、上述の第1実施形態に係る固体撮像装置1と同様の効果が得られる。
図25A、図25B、及び図26に示す本技術の第11実施形態について、以下に説明する。本第11実施形態に係る固体撮像装置1が上述の第1実施形態に係る固体撮像装置1と相違するのは、光電変換部ごとに個別に設けていた第1電荷蓄積領域25Lと第2電荷蓄積領域25Rとを統合し、一つの電荷蓄積領域25とした点であり、それ以外の固体撮像装置1の構成は、基本的に上述の第1実施形態の固体撮像装置1と同様の構成になっている。なお、すでに説明した構成要素については、同じ符号を付してその説明を省略する。
この第11実施形態に係る固体撮像装置1であっても、上述の第1実施形態に係る固体撮像装置1と同様の効果が得られる。
図27A、図27B、及び図28に示す本技術の第12実施形態について、以下に説明する。本第12実施形態に係る固体撮像装置1が上述の第1実施形態に係る固体撮像装置1と相違するのは、光電変換部ごとに個別に設けていた第1電荷蓄積領域25Lと第2電荷蓄積領域25Rとを統合し、一つの電荷蓄積領域25とし、さらに、複数の光電変換ユニット21(画素3)で一つの電荷蓄積領域25を共有している点であり、それ以外の固体撮像装置1の構成は、基本的に上述の第1実施形態の固体撮像装置1と同様の構成になっている。なお、すでに説明した構成要素については、同じ符号を付してその説明を省略する。なお、図27のA-A切断線に沿った断面構造の主部を示す縦断面図は図6Bと同じであるため、ここでは図示を省略する。
この第12実施形態に係る固体撮像装置1であっても、上述の第1実施形態に係る固体撮像装置1と同様の効果が得られる。
図29に示す本技術の第13実施形態について、以下に説明する。本第13実施形態に係る固体撮像装置1が上述の第1実施形態に係る固体撮像装置1と相違するのは、二枚の半導体基板が接合された構造を有する点であり、それ以外の固体撮像装置1の構成は、基本的に上述の第1実施形態の固体撮像装置1と同様の構成になっている。なお、すでに説明した構成要素については、同じ符号を付してその説明を省略する。
固体撮像装置1は、受光基板70Aと、受光基板70Aと重ね合わされた画素回路基板70Bとを備える。つまり、固体撮像装置1は、積層型CIS(CMOS Image Sensor、CMOSイメージセンサ)である。
この第13実施形態に係る固体撮像装置1であっても、上述の第1実施形態に係る固体撮像装置1と同様の効果が得られる。
図30に示す本技術の第14実施形態について、以下に説明する。本第14実施形態に係る固体撮像装置1が上述の第1実施形態に係る固体撮像装置1と相違するのは、三枚の半導体基板が接合された構造を有する点であり、それ以外の固体撮像装置1の構成は、基本的に上述の第1実施形態の固体撮像装置1と同様の構成になっている。なお、すでに説明した構成要素については、同じ符号を付してその説明を省略する。
固体撮像装置1は、受光基板70Aと、受光基板70Aと重ね合わされた画素回路基板70Bと、画素回路基板70Bと重ね合わされたロジック回路基板70Cとを備える。つまり、固体撮像装置1は、積層型CIS(CMOS Image Sensor、CMOSイメージセンサ)である。
この第14実施形態に係る固体撮像装置1であっても、上述の第1実施形態に係る固体撮像装置1及び上述の第13実施形態に係る固体撮像装置1と同様の効果が得られる。
<1.電子機器への応用例>
また、上述したような固体撮像装置1の各々は、例えば、デジタルスチルカメラやデジタルビデオカメラなどの撮像システム、撮像機能を備えた携帯電話機、または、撮像機能を備えた他の機器といった各種の電子機器に適用することができる。
本開示に係る技術(本技術)は、様々な製品へ応用することができる。例えば、本開示に係る技術は、自動車、電気自動車、ハイブリッド電気自動車、自動二輪車、自転車、パーソナルモビリティ、飛行機、ドローン、船舶、ロボット等のいずれかの種類の移動体に搭載される装置として実現されてもよい。
本開示に係る技術(本技術)は、様々な製品へ応用することができる。例えば、本開示に係る技術は、内視鏡手術システムに適用されてもよい。
上記のように、本技術は第1実施形態から第14実施形態までによって記載したが、この開示の一部をなす論述及び図面は本技術を限定するものであると理解すべきではない。この開示から当業者には様々な代替実施の形態、実施例及び運用技術が明らかとなろう。
(1)
一方の面が光入射面であり、他方の面が素子形成面である半導体層を備え、
前記半導体層は、第1光電変換部と、第2光電変換部と、前記第1光電変換部と前記第2光電変換部との間に設けられ、第1ポテンシャル障壁を形成可能な分離部と、電荷蓄積領域と、前記第1光電変換部から前記電荷蓄積領域へ信号電荷を転送し、転送しない時は前記第1ポテンシャル障壁より高い第2ポテンシャル障壁を形成可能な第1転送トランジスタと、前記第2光電変換部から前記電荷蓄積領域へ信号電荷を転送し、転送しない時は前記第2ポテンシャル障壁を形成可能な第2転送トランジスタと、を含む光電変換ユニットを複数有し、
前記分離部は、前記素子形成面側から前記半導体層の厚み方向に延在する絶縁材料からなる第1領域と、前記第1領域の前記光入射面側に設けられ、第1導電型を呈する不純物が注入された半導体領域からなる第2領域と、を含む、
固体撮像装置。
(2)
前記半導体層は、前記素子形成面から前記半導体層の厚み方向に延在する溝を有し、
前記第1領域は、前記溝に埋め込まれた絶縁材料からなる、(1)に記載の固体撮像装置。
(3)
前記半導体層の厚み方向において、前記第2領域は、前記第1導電型を呈する不純物の濃度が第1濃度である第1部分と、前記第1導電型を呈する不純物の濃度が前記第1濃度より低い第2濃度である第2部分と、を含む、(1)又は(2)に記載の固体撮像装置。(4)
前記半導体層の厚み方向において、前記第2部分は前記第1領域の前記光入射面側に設けられ、前記第1部分は前記第2部分の前記光入射面側に設けられている、(3)に記載の固体撮像装置。
(5)
前記分離部は、前記半導体層の厚み方向において、前記第1領域の前記光入射面側に設けられた正孔蓄積領域を有し、
前記半導体層の厚み方向において、前記第2部分は前記正孔蓄積領域の前記光入射面側に設けられ、前記第1部分は前記第2部分の前記光入射面側に設けられている、(3)に記載の固体撮像装置。
(6)
前記第2部分は、前記第1光電変換部と前記第2光電変換部との間で信号電荷が移動する際に信号電荷が通過する通路であり、前記第1部分は、前記第1光電変換部と前記第2光電変換部との間で信号電荷が移動するのを抑制する不純物分離領域である、(3)から(5)のいずれかに記載の固体撮像装置。
(7)
平面視で、前記第1光電変換部と前記第2光電変換部とは第1方向に沿って配列され、
前記第1転送トランジスタ及び前記第2転送トランジスタは、平面視で前記第1方向と交差する第2方向において、前記光電変換ユニットの一方側寄りに設けられ、
前記第1領域及び前記第2領域は、前記第2方向において、前記光電変換ユニットの他方側寄りに設けられている、(1)から(6)のいずれかに記載の固体撮像装置。
(8)
前記第1転送トランジスタ及び前記第2転送トランジスタの各々は、前記光電変換ユニットの角部寄りに設けられている、(1)から(6)のいずれかに記載の固体撮像装置。
(9)
前記電荷蓄積領域は、第1電荷蓄積領域と前記第1電荷蓄積領域とは別個に設けられた第2電荷蓄積領域とを含み、
前記第1電荷蓄積領域は、前記第1転送トランジスタにより前記第1光電変換部から転送されて来た信号電荷を蓄積し、
前記第2電荷蓄積領域は、前記第2転送トランジスタにより前記第2光電変換部から転送されて来た信号電荷を蓄積する、(1)から(8)のいずれかに記載の固体撮像装置。(10)
平面視で、前記第1光電変換部と前記第2光電変換部とは第1方向に沿って配列され、
前記半導体層は、隣接する前記光電変換ユニット同士の間を分離するユニット分離部を有し、
前記分離部は、前記第1方向に沿って設けられた前記ユニット分離部から前記第1領域及び前記第2領域に向けて突起状にせり出した第3領域を含む、(1)から(9)のいずれかに記載の固体撮像装置。
(11)
前記ユニット分離部及び前記第3領域は、第1導電型を呈する不純物が注入された半導体領域からなり、信号電荷の移動を抑制する不純物分離領域である、(10)に記載の固体撮像装置。
(12)
前記半導体層の厚み方向において、前記ユニット分離部は、前記光入射面及び前記素子形成面の一方から他方まで設けられた絶縁材料からなる、(10)に記載の固体撮像装置。
(13)
前記第3領域は、前記光入射面及び前記素子形成面の一方から他方まで設けられた絶縁材料からなる、(12)に記載の固体撮像装置。
(14)
前記ユニット分離部の幅は、前記半導体層の厚み方向において異なる、(12)に記載の固体撮像装置。
(15)
前記第3領域の幅は、前記半導体層の厚み方向において異なる、(13)に記載の固体撮像装置。
(16)
前記ユニット分離部は、第1導電型を呈する不純物が注入された半導体領域からなり、信号電荷の移動を抑制する不純物分離領域として機能する部分と、絶縁材料からなる部分とを有し、
前記半導体層の厚み方向において、前記ユニット分離部は、第1導電型を呈する不純物が注入された半導体領域からなる前記部分を前記素子形成面側寄りに有し、絶縁材料からなる前記部分を前記光入射面側寄りに有する、(10)に記載の固体撮像装置。
(17)
前記第3領域は、第1導電型を呈する不純物が注入された半導体領域からなり、信号電荷の移動を抑制する不純物分離領域として機能する部分と、絶縁材料からなる部分とを有し、
前記半導体層の厚み方向において、前記第3領域は、不純物が注入された半導体領域からなる前記部分を前記素子形成面側寄りに有し、絶縁材料からなる前記部分を前記光入射面側寄りに有する、(16)に記載の固体撮像装置。
(18)
絶縁材料は酸化シリコンである、(1)から(17)のいずれかに記載の固体撮像装置。
(19)
固体撮像装置と、
前記固体撮像装置に被写体からの像光を結像させる光学系と、
を備え、
前記固体撮像装置は、
一方の面が光入射面であり、他方の面が素子形成面である半導体層を備え、
前記半導体層は、第1光電変換部と、第2光電変換部と、前記第1光電変換部と前記第2光電変換部との間に設けられ、第1ポテンシャル障壁を形成可能な分離部と、電荷蓄積領域と、前記第1光電変換部から前記電荷蓄積領域へ信号電荷を転送し、転送しない時は前記第1ポテンシャル障壁より高い第2ポテンシャル障壁を形成可能な第1転送トランジスタと、前記第2光電変換部から前記電荷蓄積領域へ信号電荷を転送し、転送しない時は前記第2ポテンシャル障壁を形成可能な第2転送トランジスタと、を含む光電変換ユニットを複数有し、
前記分離部は、前記素子形成面側から前記半導体層の厚み方向に延在する絶縁材料からなる第1領域と、前記第1領域の前記光入射面側に設けられ、第1導電型を呈する不純物が注入された半導体領域からなる第2領域と、を含む、
電子機器。
(20)
一方の面が光入射面であり他方の面が素子形成面である半導体層に、第1光電変換部と第2光電変換部とを形成し、
前記第1光電変換部と前記第2光電変換部との間の前記半導体層に、第1導電型を呈する不純物の濃度が第1濃度である第1不純物領域を形成し、
前記第1光電変換部と前記第2光電変換部との間の前記半導体層に、前記素子形成面から前記半導体層の厚み方向に沿って溝を形成し、
前記素子形成面側から、前記溝の底部に隣接する前記半導体層に、第1導電型を呈する不純物の濃度が前記第1濃度より低い第2濃度である第2不純物領域を選択的に形成し、
前記溝内に絶縁材料を埋め込む、
ことを含む固体撮像装置の製造方法。
2 半導体チップ
2A 画素領域
2B 周辺領域
3 画素
4 垂直駆動回路
5 カラム信号処理回路
6 水平駆動回路
7 出力回路
8 制御回路
10 画素駆動線
11 垂直信号線
12 水平信号線
13 ロジック回路
14 ボンディングパッド
15 回路
16 トランジスタ群
17 電極パッド
18 電極パッド
20,20A,20B,20C 半導体層
20a 活性領域
21 光電変換ユニット
22,22A,22A1,22A2,22B,22C,22G,22G1,22G2 ユニット分離部
23L 第1光電変換部
23R 第2光電変換部
24L 第1転送トランジスタ
24R 第2転送トランジスタ
25 電荷蓄積領域
25L 第1電荷蓄積領域
25R 第2電荷蓄積領域
26 溝
26a 底部
30,30A,30B,30C 多層配線層
31 層間絶縁膜
32 配線層
41 支持基板
42 カラーフィルタ
43 マイクロレンズ層
43a マイクロレンズ
50,50B,50D,50E,50F,50G 分離部
51 第1領域
51a 端部
52 第2領域
521 第1部分
522 第2部分
53 第3領域
53B,53B1,53B2,53E,53G,53G1,53G2 第3領域
54 正孔蓄積領域
70A 受光基板
70B 画素回路基板
70C ロジック回路基板
80 貫通電極
Claims (19)
- 一方の面が光入射面であり、他方の面が素子形成面である半導体層を備え、
前記半導体層は、第1光電変換部と、第2光電変換部と、前記第1光電変換部と前記第2光電変換部との間に設けられ、第1ポテンシャル障壁を形成可能な分離部と、電荷蓄積領域と、前記第1光電変換部から前記電荷蓄積領域へ信号電荷を転送し、転送しない時は前記第1ポテンシャル障壁より高い第2ポテンシャル障壁を形成可能な第1転送トランジスタと、前記第2光電変換部から前記電荷蓄積領域へ信号電荷を転送し、転送しない時は前記第2ポテンシャル障壁を形成可能な第2転送トランジスタと、を含む光電変換ユニットを複数有し、
前記分離部は、前記素子形成面側から前記半導体層の厚み方向に延在する絶縁材料からなる第1領域と、前記第1領域の前記光入射面側に設けられ、第1導電型を呈する不純物が注入された半導体領域からなる第2領域と、を含む、
固体撮像装置。 - 前記半導体層は、前記素子形成面から前記半導体層の厚み方向に延在する溝を有し、
前記第1領域は、前記溝に埋め込まれた絶縁材料からなる、請求項1に記載の固体撮像装置。 - 前記半導体層の厚み方向において、前記第2領域は、前記第1導電型を呈する不純物の濃度が第1濃度である第1部分と、前記第1導電型を呈する不純物の濃度が前記第1濃度より低い第2濃度である第2部分と、を含む、請求項1に記載の固体撮像装置。
- 前記半導体層の厚み方向において、前記第2部分は前記第1領域の前記光入射面側に設けられ、前記第1部分は前記第2部分の前記光入射面側に設けられている、請求項3に記載の固体撮像装置。
- 前記分離部は、前記半導体層の厚み方向において、前記第1領域の前記光入射面側に設けられた正孔蓄積領域を有し、
前記半導体層の厚み方向において、前記第2部分は前記正孔蓄積領域の前記光入射面側に設けられ、前記第1部分は前記第2部分の前記光入射面側に設けられている、請求項3に記載の固体撮像装置。 - 前記第2部分は、前記第1光電変換部と前記第2光電変換部との間で信号電荷が移動する際に信号電荷が通過する通路であり、前記第1部分は、前記第1光電変換部と前記第2光電変換部との間で信号電荷が移動するのを抑制する不純物分離領域である、請求項3に記載の固体撮像装置。
- 平面視で、前記第1光電変換部と前記第2光電変換部とは第1方向に沿って配列され、
前記第1転送トランジスタ及び前記第2転送トランジスタは、平面視で前記第1方向と交差する第2方向において、前記光電変換ユニットの一方側寄りに設けられ、
前記第1領域及び前記第2領域は、前記第2方向において、前記光電変換ユニットの他方側寄りに設けられている、請求項1に記載の固体撮像装置。 - 前記第1転送トランジスタ及び前記第2転送トランジスタの各々は、前記光電変換ユニットの角部寄りに設けられている、請求項1に記載の固体撮像装置。
- 前記電荷蓄積領域は、第1電荷蓄積領域と前記第1電荷蓄積領域とは別個に設けられた第2電荷蓄積領域とを含み、
前記第1電荷蓄積領域は、前記第1転送トランジスタにより前記第1光電変換部から転送されて来た信号電荷を蓄積し、
前記第2電荷蓄積領域は、前記第2転送トランジスタにより前記第2光電変換部から転送されて来た信号電荷を蓄積する、請求項1に記載の固体撮像装置。 - 平面視で、前記第1光電変換部と前記第2光電変換部とは第1方向に沿って配列され、
前記半導体層は、隣接する前記光電変換ユニット同士の間を分離するユニット分離部を有し、
前記分離部は、前記第1方向に沿って設けられた前記ユニット分離部から前記第1領域及び前記第2領域に向けて突起状にせり出した第3領域を含む、請求項1に記載の固体撮像装置。 - 前記ユニット分離部及び前記第3領域は、第1導電型を呈する不純物が注入された半導体領域からなり、信号電荷の移動を抑制する不純物分離領域である、請求項10に記載の固体撮像装置。
- 前記半導体層の厚み方向において、前記ユニット分離部は、前記光入射面及び前記素子形成面の一方から他方まで設けられた絶縁材料からなる、請求項10に記載の固体撮像装置。
- 前記第3領域は、前記光入射面及び前記素子形成面の一方から他方まで設けられた絶縁材料からなる、請求項12に記載の固体撮像装置。
- 前記ユニット分離部の前記光入射面寄りの部分の幅は、前記素子形成面寄りの部分の幅より細くなっている、請求項12に記載の固体撮像装置。
- 前記第3領域の前記光入射面寄りの部分の幅は、前記素子形成面寄りの部分の幅より細くなっている、請求項13に記載の固体撮像装置。
- 前記ユニット分離部は、第1導電型を呈する不純物が注入された半導体領域からなり、信号電荷の移動を抑制する不純物分離領域として機能する部分と、絶縁材料からなる部分とを有し、
前記半導体層の厚み方向において、前記ユニット分離部は、第1導電型を呈する不純物が注入された半導体領域からなる前記部分を前記素子形成面側寄りに有し、絶縁材料からなる前記部分を前記光入射面側寄りに有する、請求項10に記載の固体撮像装置。 - 前記第3領域は、第1導電型を呈する不純物が注入された半導体領域からなり、信号電荷の移動を抑制する不純物分離領域として機能する部分と、絶縁材料からなる部分とを有し、
前記半導体層の厚み方向において、前記第3領域は、不純物が注入された半導体領域からなる前記部分を前記素子形成面側寄りに有し、絶縁材料からなる前記部分を前記光入射面側寄りに有する、請求項16に記載の固体撮像装置。 - 絶縁材料は酸化シリコンである、請求項1に記載の固体撮像装置。
- 固体撮像装置と、
前記固体撮像装置に被写体からの像光を結像させる光学系と、
を備え、
前記固体撮像装置は、
一方の面が光入射面であり、他方の面が素子形成面である半導体層を備え、
前記半導体層は、第1光電変換部と、第2光電変換部と、前記第1光電変換部と前記第2光電変換部との間に設けられ、第1ポテンシャル障壁を形成可能な分離部と、電荷蓄積領域と、前記第1光電変換部から前記電荷蓄積領域へ信号電荷を転送し、転送しない時は前記第1ポテンシャル障壁より高い第2ポテンシャル障壁を形成可能な第1転送トランジスタと、前記第2光電変換部から前記電荷蓄積領域へ信号電荷を転送し、転送しない時は前記第2ポテンシャル障壁を形成可能な第2転送トランジスタと、を含む光電変換ユニットを複数有し、
前記分離部は、前記素子形成面側から前記半導体層の厚み方向に延在する絶縁材料からなる第1領域と、前記第1領域の前記光入射面側に設けられ、第1導電型を呈する不純物が注入された半導体領域からなる第2領域と、を含む、
電子機器。
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US18/264,707 US20240113145A1 (en) | 2021-02-18 | 2022-02-03 | Solid-state imaging device and electronic device |
JP2023500704A JPWO2022176626A1 (ja) | 2021-02-18 | 2022-02-03 | |
KR1020237026125A KR20230144536A (ko) | 2021-02-18 | 2022-02-03 | 고체 촬상 장치 및 전자 기기 |
EP22755947.3A EP4297093A1 (en) | 2021-02-18 | 2022-02-03 | Solid-state imaging device and electronic equipment |
CN202280014218.5A CN116802813A (zh) | 2021-02-18 | 2022-02-03 | 固态摄像装置和电子设备 |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2021-024652 | 2021-02-18 | ||
JP2021024652 | 2021-02-18 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2022176626A1 true WO2022176626A1 (ja) | 2022-08-25 |
Family
ID=82932047
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2022/004144 WO2022176626A1 (ja) | 2021-02-18 | 2022-02-03 | 固体撮像装置および電子機器 |
Country Status (7)
Country | Link |
---|---|
US (1) | US20240113145A1 (ja) |
EP (1) | EP4297093A1 (ja) |
JP (1) | JPWO2022176626A1 (ja) |
KR (1) | KR20230144536A (ja) |
CN (1) | CN116802813A (ja) |
TW (1) | TW202236656A (ja) |
WO (1) | WO2022176626A1 (ja) |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002165126A (ja) | 2000-11-28 | 2002-06-07 | Canon Inc | 撮像装置及び撮像システム、並びに撮像方法 |
JP2013084742A (ja) * | 2011-10-07 | 2013-05-09 | Canon Inc | 光電変換装置および撮像システム |
US20170104020A1 (en) * | 2015-10-12 | 2017-04-13 | Samsung Electronics Co., Ltd. | Image sensors using different photoconversion region isolation structures for different types of pixel regions |
WO2017130723A1 (ja) * | 2016-01-27 | 2017-08-03 | ソニー株式会社 | 固体撮像素子および電子機器 |
JP2018142739A (ja) | 2018-06-06 | 2018-09-13 | キヤノン株式会社 | 光電変換装置 |
WO2020013130A1 (ja) * | 2018-07-10 | 2020-01-16 | ソニーセミコンダクタソリューションズ株式会社 | 固体撮像装置及び電子装置 |
-
2022
- 2022-01-18 TW TW111101936A patent/TW202236656A/zh unknown
- 2022-02-03 CN CN202280014218.5A patent/CN116802813A/zh active Pending
- 2022-02-03 US US18/264,707 patent/US20240113145A1/en active Pending
- 2022-02-03 KR KR1020237026125A patent/KR20230144536A/ko unknown
- 2022-02-03 EP EP22755947.3A patent/EP4297093A1/en active Pending
- 2022-02-03 JP JP2023500704A patent/JPWO2022176626A1/ja active Pending
- 2022-02-03 WO PCT/JP2022/004144 patent/WO2022176626A1/ja active Application Filing
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002165126A (ja) | 2000-11-28 | 2002-06-07 | Canon Inc | 撮像装置及び撮像システム、並びに撮像方法 |
JP2013084742A (ja) * | 2011-10-07 | 2013-05-09 | Canon Inc | 光電変換装置および撮像システム |
US20170104020A1 (en) * | 2015-10-12 | 2017-04-13 | Samsung Electronics Co., Ltd. | Image sensors using different photoconversion region isolation structures for different types of pixel regions |
WO2017130723A1 (ja) * | 2016-01-27 | 2017-08-03 | ソニー株式会社 | 固体撮像素子および電子機器 |
JP2018142739A (ja) | 2018-06-06 | 2018-09-13 | キヤノン株式会社 | 光電変換装置 |
WO2020013130A1 (ja) * | 2018-07-10 | 2020-01-16 | ソニーセミコンダクタソリューションズ株式会社 | 固体撮像装置及び電子装置 |
Also Published As
Publication number | Publication date |
---|---|
EP4297093A1 (en) | 2023-12-27 |
US20240113145A1 (en) | 2024-04-04 |
TW202236656A (zh) | 2022-09-16 |
CN116802813A (zh) | 2023-09-22 |
KR20230144536A (ko) | 2023-10-16 |
JPWO2022176626A1 (ja) | 2022-08-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20230033933A1 (en) | Imaging element having p-type and n-type solid phase diffusion layers formed in a side wall of an interpixel light shielding wall | |
CN110313067B (zh) | 固态摄像装置和固态摄像装置的制造方法 | |
KR102664630B1 (ko) | 촬상 소자, 전자 기기 | |
WO2021015009A1 (en) | Solid-state imaging device and electronic apparatus | |
WO2020066640A1 (ja) | 撮像素子、電子機器 | |
KR102664496B1 (ko) | 촬상 소자, 전자 기기 | |
WO2022176626A1 (ja) | 固体撮像装置および電子機器 | |
WO2024034411A1 (ja) | 半導体装置およびその製造方法 | |
WO2023017650A1 (ja) | 撮像装置及び電子機器 | |
WO2023042462A1 (ja) | 光検出装置、光検出装置の製造方法、及び電子機器 | |
WO2023058352A1 (ja) | 固体撮像装置 | |
WO2024057805A1 (ja) | 撮像素子および電子機器 | |
WO2022209194A1 (ja) | 受光素子、光検出装置、電子機器及び受光素子の製造方法 | |
WO2023017640A1 (ja) | 撮像装置及び電子機器 | |
WO2023112465A1 (ja) | 固体撮像素子及び電子機器 | |
WO2023021740A1 (ja) | 撮像素子、撮像装置、製造方法 | |
WO2022201835A1 (ja) | 撮像素子及び撮像装置 | |
WO2024142627A1 (en) | Photodetector and electronic apparatus | |
WO2023047632A1 (ja) | 撮像装置及び電子機器 | |
WO2022259855A1 (ja) | 半導体装置およびその製造方法、並びに電子機器 | |
WO2019235230A1 (ja) | 撮像素子、電子機器 | |
CN118355504A (zh) | 光检测装置及电子装置 | |
CN118355475A (zh) | 半导体装置、电子设备和晶片 | |
JP2023088634A (ja) | 固体撮像装置及び電子機器 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 22755947 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 2023500704 Country of ref document: JP Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 18264707 Country of ref document: US |
|
WWE | Wipo information: entry into national phase |
Ref document number: 202280014218.5 Country of ref document: CN |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2022755947 Country of ref document: EP |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
ENP | Entry into the national phase |
Ref document number: 2022755947 Country of ref document: EP Effective date: 20230918 |