WO2022134038A1 - 显示面板及显示装置 - Google Patents

显示面板及显示装置 Download PDF

Info

Publication number
WO2022134038A1
WO2022134038A1 PCT/CN2020/139538 CN2020139538W WO2022134038A1 WO 2022134038 A1 WO2022134038 A1 WO 2022134038A1 CN 2020139538 W CN2020139538 W CN 2020139538W WO 2022134038 A1 WO2022134038 A1 WO 2022134038A1
Authority
WO
WIPO (PCT)
Prior art keywords
area
light
region
display panel
pixel
Prior art date
Application number
PCT/CN2020/139538
Other languages
English (en)
French (fr)
Inventor
吴超
杜丽丽
黄耀
曾超
邱远游
Original Assignee
京东方科技集团股份有限公司
成都京东方光电科技有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 京东方科技集团股份有限公司, 成都京东方光电科技有限公司 filed Critical 京东方科技集团股份有限公司
Priority to PCT/CN2020/139538 priority Critical patent/WO2022134038A1/zh
Priority to US17/593,341 priority patent/US20220406979A1/en
Priority to CN202080003685.9A priority patent/CN115244604A/zh
Publication of WO2022134038A1 publication Critical patent/WO2022134038A1/zh

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/62—Arrangements for conducting electric current to or from the semiconductor body, e.g. lead-frames, wire-bonds or solder balls
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/15—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components having potential barriers, specially adapted for light emission
    • H01L27/153—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components having potential barriers, specially adapted for light emission in a repetitive configuration, e.g. LED bars
    • H01L27/156—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components having potential barriers, specially adapted for light emission in a repetitive configuration, e.g. LED bars two-dimensional arrays
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10—OLED displays
    • H10K59/12—Active-matrix OLED [AMOLED] displays
    • H10K59/121—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10—OLED displays
    • H10K59/12—Active-matrix OLED [AMOLED] displays
    • H10K59/131—Interconnections, e.g. wiring lines or terminals
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09F—DISPLAYING; ADVERTISING; SIGNS; LABELS OR NAME-PLATES; SEALS
    • G09F9/00—Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements
    • G09F9/30—Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements in which the desired character or characters are formed by combining individual elements
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/04—Structural and physical details of display devices
    • G09G2300/0404—Matrix technologies
    • G09G2300/0413—Details of dummy pixels or dummy lines in flat panels
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0233—Improving the luminance or brightness uniformity across the screen
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/60—OLEDs integrated with inorganic light-sensitive elements, e.g. with inorganic solar cells or inorganic photodiodes
    • H10K59/65—OLEDs integrated with inorganic image sensors

Definitions

  • the present disclosure relates to the field of display technology, and in particular, to a display panel and a display device.
  • the embodiments of the present disclosure provide a display panel and a display device, which can solve the problems in the related art, such as uneven brightness and darkness in the under-screen camera area and too small camera area.
  • Embodiments of the present disclosure provide a display panel, including:
  • the base substrate includes a display area
  • the display area includes a first area, a second area located at the periphery of the first area, and a space between the first area and the second area a transition area, the light transmittance of the first area is greater than that of the second area;
  • a plurality of second light-emitting elements, a plurality of first pixel circuits, and a plurality of second pixel circuits are located in the transition region, and the plurality of first pixel circuits are spaced between the plurality of second pixel circuits, and at least one second pixel circuit
  • the orthographic projection of the pixel circuit on the base substrate at least partially overlaps the orthographic projection of the at least one second light-emitting element on the base substrate;
  • first conductive lines each of which is connected between at least one first pixel circuit and at least one first light-emitting element
  • a plurality of second conductive lines each of which is connected to at least one first pixel circuit and extends along the at least one first pixel circuit to a side away from the at least one first light-emitting element.
  • the orthographic projection of the second conductive line on the base substrate overlaps the orthographic projection of the at least one first pixel circuit or the at least one second pixel circuit on the base substrate.
  • the second conductive line extends along a side of the at least one first pixel circuit away from the at least one first light-emitting element to a boundary between the second region and the transition region.
  • one end of the plurality of second conductive lines extending to the boundary between the second region and the transition region is located in the transition region.
  • one end of the plurality of second conductive lines extending to the boundary between the second region and the transition region is located in the second region.
  • one end of a part of the second conductive lines extending to the boundary between the second region and the transition region is located in the transition region, and another part of the first conductive line is located in the transition region.
  • One end of the two conductive lines extending to the boundary between the second region and the transition region is located in the second region.
  • the display panel further includes: a plurality of third light-emitting elements located in the second area, the third light-emitting elements at least include a first sub-pixel, a second sub-pixel and two third sub-pixels.
  • the two third sub-pixels are arranged in the same column and different row, the first sub-pixel and the second sub-pixel are located on the same side of the two third sub-pixels, and the first sub-pixel and The second sub-pixels are arranged in different columns and rows;
  • the area boundary of the first area includes an opposite first side boundary and a second side boundary, and at the first side boundary, two of the third sub-pixels are located close to the transition area On one side, the first sub-pixel and the second sub-pixel are located on a side away from the transition region, and the first direction is the row direction of the third light-emitting element;
  • each of the second conductive lines extends to an end level of the boundary line between the transition region and the second region, and is closest to the transition region in the second region keep the first distance between the third sub-pixels;
  • each of the second conductive lines extends to one end of the boundary line between the transition area and the second area that is not flush, and is closest to the transition in the second area A second distance is maintained between the first sub-pixels in the area, and a third distance is maintained between the second sub-pixels in the second area that are closest to the transition area.
  • the first distance, the second distance and the third distance are all greater than or equal to 2 microns.
  • the included angle between the first conductive line and the second conductive line is 175 ⁇ 5°.
  • the first pixel circuit includes a dummy electrode, the dummy electrode is located on a side of the first conductive line away from the base substrate, and is electrically connected to the first conductive line.
  • the display panel further includes: a plurality of third light-emitting elements and a plurality of third pixel circuits, the third light-emitting elements and the third pixel circuits are located in the second area, and the first The arrangement density of the three light-emitting elements is greater than or equal to the arrangement density of the first light-emitting elements in the first region and the second light-emitting elements in the transition region.
  • the light transmittances of the first conductive lines and the second conductive lines are greater than or equal to 50%.
  • the first conductive wire and the second conductive wire are provided in the same layer and with the same material.
  • the first conductive wire is an indium tin oxide wire or an indium zinc oxide wire
  • the second conductive wire is an indium tin oxide wire or an indium zinc oxide wire.
  • the display panel further includes: at least one third conductive line, each of the third conductive lines is connected between at least one first pixel circuit and at least one first light-emitting element, and the third conductive line and the first conductive line is provided in a different layer.
  • the first pixel circuit includes a dummy electrode, and the third conductive line and the dummy electrode are provided in the same layer and material.
  • the third conductive line is drawn out from the dummy electrode in the transition area closest to the first area, and connected to the first light-emitting element in the first area closest to the transition area .
  • Embodiments of the present disclosure also provide a display device including the above-mentioned display panel.
  • a camera element is provided on the non-display side of the first area.
  • the display area includes a first area, a second area, and a transition area, and the light transmittance of the first area is greater than that of the second area (for example, the first area It can be used as the camera area under the screen), in order to improve the light transmittance of the first area, the control lines of the first area are optimized, and only the first light-emitting element is set in the first area, but no pixels are set.
  • a circuit, a plurality of second light-emitting elements, a plurality of first pixel circuits and a plurality of second pixel circuits are arranged in the second area, wherein the first pixel circuits and the second pixel circuits are spaced apart, and the The second pixel circuit is connected to the second light-emitting element for driving the second light-emitting element; at least one of the first pixel circuits and at least one of the first light-emitting elements are connected through a first conductive wire, so that the It can be realized that the second pixel circuit in the transition area drives the second light-emitting element in the transition area to emit light, and the first pixel circuit in the transition area drives the first light-emitting element in the first area, thereby There is no need to arrange pixel circuits in the first area, only the first light-emitting element is arranged to improve the light transmittance of the first area, and the size of the first area is also not limited; in addition, in the transition There are also second conductive lines in the
  • FIG. 1 shows a schematic diagram of a display area of a display panel provided in an embodiment of the present disclosure
  • FIG. 2 is a schematic diagram illustrating the connection between the first light-emitting element in the first region of the display panel and the first pixel circuit in some embodiments provided by the present disclosure, wherein only a part of the first conductive lines are shown, and all the first conductive lines are not shown;
  • FIG. 3 is a schematic diagram showing the connection between the first light-emitting element in the first region of the display panel and the first pixel circuit in the transition region in other embodiments provided by the present disclosure, in which only a part of the first conductive line and the second conductive line are shown, Not all the first conductive lines and the second conductive lines are shown;
  • FIG. 4 is a schematic diagram showing the overlapping connection between the dummy electrode and the first conductive line of the first pixel circuit in the transition region of the display panel in some embodiments provided by the present disclosure
  • FIG. 5 is a schematic structural diagram of the second side boundary of each second conductive line of the display panel in the first region in some embodiments provided by the present disclosure
  • FIG. 6 is a schematic structural diagram of the first side boundary of each second conductive line of the display panel in the first region in some embodiments provided by the present disclosure
  • FIG. 7 is a schematic diagram illustrating a pixel arrangement structure of a third light-emitting element of a display panel in some embodiments provided by the present disclosure
  • FIG. 8 is a schematic diagram illustrating a structure of driving the first light-emitting element in the first region by a combination of the first conductive line and the fourth conductive line in the display panel according to some embodiments of the present disclosure.
  • the display area of the under-screen camera AA area is divided into high-density pixel area (a) and low-density pixel area (b).
  • the high-density pixel area is also called the H area (High PPI area)
  • the low-density pixel area is also called the L area (Low).
  • PPI area where the camera area (c) is designed in the L area, and the non-Camera area in the L area is called the transition area.
  • the current under-screen camera area has problems such as uneven brightness and too small size of the camera area.
  • the design and optimization of the signal wiring, the control line, and the matching relationship of the light-emitting device in the camera area of the L area are carried out, so as to realize the under-screen display.
  • the camera area is uniform in brightness and the size of the camera area can be unlimited.
  • FIGS. 2 and 3 are schematic diagrams of a partial structure of a display area of a display panel provided by an embodiment of the present disclosure, wherein for the purpose of clearly illustrating the implementation of the present disclosure
  • the connection relationship of the signal leads in the display panel provided FIG. 2 and FIG. 3 only illustrate a part of the connection relationship, but not all the wiring connection relationship.
  • an embodiment of the present disclosure provides a display panel, including:
  • the base substrate includes a display area
  • the display area includes a first area c, a second area a located on the periphery of the first area c, and located in the first area c and the second area a transition region b between regions a, the light transmittance of the first region c is greater than that of the second region a;
  • a plurality of second light-emitting elements 200 , a plurality of first pixel circuits 300 and a plurality of second pixel circuits 400 are located in the transition region b, and the plurality of first pixel circuits 300 are distributed among the plurality of second pixel circuits 400 at intervals.
  • the orthographic projection of the at least one second pixel circuit 400 on the base substrate at least partially overlaps with the orthographic projection of the at least one second light-emitting element 200 on the base substrate;
  • first conductive lines 500 each of which is connected between at least one first pixel circuit 300 and at least one first light-emitting element 100;
  • a plurality of second conductive lines 600 each of the second conductive lines 600 is connected to at least one first pixel circuit 300, and extends away from the at least one first light-emitting element 100 along the at least one first pixel circuit 300. side extension.
  • FIG. 2 in order to more clearly show the connection relationship between the first conductive line 500 and the first pixel circuit and the first light-emitting element, and the first conductive line 500 and the first light-emitting element
  • the connection relationship of the second conductive wire 600 is not shown; the second conductive wire 600 is shown in FIG. 3 . 2 and FIG. 3 only illustrate a part of the conductive lines on the left side of the first area in the drawings, and the conductive lines on the right side of the first area in the drawings are not shown.
  • the first area c of the display area may be a light-transmitting area of the under-screen camera, and the second area a may be a normal display area.
  • the first light emitting element 100 and the second light emitting element 200 refer to elements capable of emitting light, for example, the first light emitting element 100 and the second light emitting element 200 may include EL devices (electroluminescence devices) .
  • At least one of the first pixel circuits 300 is connected to at least one of the first light-emitting elements 100 through a first conductive wire 500 , that is, one of the first pixel circuits 300 may It is used to drive at least one of the first light-emitting elements 100 in the first region c.
  • the first pixel circuit 300 and the first light-emitting element 100 connected thereto through the first conductive wire 500 are referred to as a paired unit.
  • Each of the second conductive lines 600 is connected to at least one first pixel circuit 300 and extends along the at least one first pixel circuit 300 to a side away from the at least one first light-emitting element 100 .
  • the second conductive line 600 extends from the first pixel circuit 300 connected to the second conductive line 600 in a direction away from the first light emitting element 100 forming a paired unit with the first pixel circuit 300 .
  • the control line of the first region c is optimized.
  • the first area c only the first light-emitting element 100 is provided, but no pixel circuit is provided; in the second area a, a plurality of second light-emitting elements 200, a plurality of first pixel circuits 300 and a plurality of second light-emitting elements are provided.
  • the pixel circuit 400 wherein the first pixel circuit 300 and the second pixel circuit 400 are spaced apart, and the second pixel circuit 400 is connected to the second light-emitting element 200 for driving the second light-emitting element 200 , and the orthographic projection of the second pixel circuit 400 on the base substrate at least partially overlaps the orthographic projection of the second light-emitting element 200 on the base substrate.
  • the second pixel circuit 400 is a pixel circuit capable of driving the light-emitting element
  • the first pixel circuit 300 is a pixel circuit (Dummy pixel) that cannot drive the light-emitting element.
  • At least one of the first pixel circuits 300 and at least one of the first light-emitting elements 100 are connected through a first conductive wire 500, so that the second pixel circuit 400 in the transition region b can be used to drive the
  • the second light emitting element 200 in the transition area b emits light
  • the first pixel circuit 300 in the transition area b drives the first light emitting element 100 in the first area c, so that the first area c can
  • a structure in which pixel circuits are not arranged, but only the first light-emitting element 100 is arranged, so as to improve the light transmittance of the first region c, and the size of the first region c is also not limited;
  • the transition region b is further provided with second conductive lines 600 , each of the second conductive lines 600 is connected
  • One side of a light-emitting element 100 is extended, that is, the first conductive line 500 is extended to the boundary between the transition region b and the second region a, so that each second conductive line 600 is controlled to
  • the environment that the transition region b passes through is as similar as possible, so that parasitic parasitics between the first conductive line 500 that controls the first light emitting element 100 in the first region c to emit light and the pixel circuit in the transition region b
  • the capacitances are approximately the same to solve the problem of uneven brightness in the camera area under the screen in the related art.
  • the orthographic projection of the second conductive line 600 on the base substrate is the same as the orthographic projection of the at least one first pixel circuit 300 or the at least one second pixel circuit 400 on the base substrate Orthographic overlap.
  • the second conductive line 600 extends along the at least one first pixel circuit 300 to a side away from the at least one first light emitting element 100 , and extends to the boundary between the second region a and the transition region b. In this way, it can be ensured as much as possible that the environment that each second conductive wire 600 passes through in the transition region b is substantially the same.
  • one end of the plurality of second conductive lines 600 extending to the boundary between the second region a and the transition region b is located in the transition region b;
  • one ends of the plurality of second conductive lines 600 extending to the boundary between the second region a and the transition region b are all located in the second region a;
  • one end of a part of the second conductive lines 600 extending to the boundary between the second region a and the transition region b is located in the transition region b, and the other part is located in the transition region b.
  • One end of the second conductive line 600 extending to the boundary between the second region a and the transition region b is located in the second region a.
  • the end of the second conductive line 600 extending to the boundary between the transition area b and the second area a may be located in the transition area b or in the second area a,
  • the ends of a part of the second conductive lines 600 may also be located in the transition region b, and the ends of another part of the second conductive lines 600 may be located in the second region a.
  • the display panel further includes: a plurality of third light-emitting elements 700 located in the second area a, a pixel arrangement structure of the first light-emitting element 100, the second light-emitting element 200 and the third light-emitting element 700 Can be the same or different.
  • a pixel arrangement structure of the first light-emitting element 100, the second light-emitting element 200 and the third light-emitting element 700 Can be the same or different.
  • the following description will be given by taking as an example that the pixel arrangement structures of the first light-emitting element 100 , the second light-emitting element 200 and the third light-emitting element 700 may be the same.
  • the third light-emitting element 700 includes at least one first sub-pixel 11 , one second sub-pixel 12 and two third sub-pixels 13.
  • the two third sub-pixels 13 are arranged in the same column and in different rows
  • the first sub-pixel 11 and the second sub-pixel 12 are located on the same side of the two third sub-pixels 13, and the first sub-pixel 11 and the second sub-pixel 12
  • a sub-pixel 11 and the second sub-pixel 12 are arranged in different columns and different rows.
  • the first subpixel 11 may be a red subpixel
  • the second subpixel 12 may be a blue subpixel
  • the third subpixel 13 may be a green subpixel.
  • the shapes of the boundaries on opposite sides of the third light emitting elements 700 are different.
  • the right borders of the first sub-pixel 11 and the second sub-pixel 12 are not flush, and on the second side (the left side shown in FIG. 6 ) the two third sub-pixels The left border of pixel 13 is flush.
  • the area boundary of the first area c includes an opposite first side boundary c1 and a second side boundary c2 .
  • One side boundary c1 the two third sub-pixels 13 are located on the side close to the transition area b, and the first sub-pixel 11 and the second sub-pixel 12 are located on the side away from the transition area b , the first direction is the row direction of the third light-emitting element 700;
  • each of the second conductive lines 600 extends to one end of the boundary line between the transition region b and the second region a, and is flush with one end of the boundary line between the transition region b and the second region a. maintaining a first distance D1 between the third sub-pixels 13 close to the transition region b;
  • each of the second conductive lines 600 extends to one end of the boundary line between the transition region b and the second region a that is not flush, and is not flush with the second region a
  • a second distance D2 is maintained between the first sub-pixels 11 closest to the transition area b
  • a third distance D3 is maintained between the second sub-pixels 12 in the second area a closest to the transition area b.
  • each second conductive line 600 to the transition region b and the second conductive line 600 should be adjusted according to the actual placement position of each sub-pixel of the pixel unit. The position of the end at the boundary line of the area a.
  • the first distance D1, the second distance D2 and the third distance D3 are all greater than or equal to 2 microns.
  • the light transmittance of the first conductive line 500 and the second conductive line 600 is greater than or equal to 50%, that is, the first conductive line 500 and the The second conductive wire 600 is a transparent conductive wire to ensure that the first region c has better light transmittance.
  • the value range of the transmittance of the first conductive wire 500 and the second conductive wire 600 may be 50% ⁇ 70%.
  • both the first conductive wire 500 and the second conductive wire 600 may be indium tin oxide wires (ITO wires).
  • ITO wires indium tin oxide wires
  • the material of the first conductive wire 500 and the second conductive wire 600 is not limited to this, for example, the material of the first conductive wire 500 and the second conductive wire 600 can also be selected from indium zinc oxide line (IZO line), etc.
  • the first conductive wire 500 and the second conductive wire 600 may be provided in the same layer and with the same material. That is to say, the corresponding first conductive wire 500 and the second conductive wire 600 are fabricated from the same conductive wire.
  • the first conductive wire 500 and the second conductive wire 600 may also be made of different materials and arranged in the same layer, or different materials and arranged in different layers.
  • the included angle between the first conductive line 500 and the second conductive line 600 is 175 ⁇ 5°.
  • the second conductive line 600 and the first conductive line 500 may be located on the same straight line, but it is not limited to this. In practical applications, combined with the circuit layout of the product itself, the first conductive line There may also be a certain angle between the second conductive wire 600 and the second conductive wire 600 .
  • the first pixel circuit 300 may include a dummy electrode 310 instead of a light-emitting element, and the dummy electrode 310 of the first pixel circuit 300 is located in the The side of the first conductive wire 500 away from the base substrate is electrically connected to the first conductive wire 500 .
  • the first pixel circuit 300 includes a dummy electrode 310, wherein the shape of the dummy electrode 310 may be the same as that of the electrode in the second pixel circuit 400, and the dummy electrode 310 may be a dummy electrode 310. Electrode structures such as anodes or dummy cathodes; the first conductive lines 500 are connected through the dummy electrodes 310 in the first pixel circuit 300 , compared to using other parts of the first pixel circuit 300 to communicate with the first pixel circuit 300 . In terms of the manner in which the first conductive lines 500 are connected, it can be ensured that the first conductive lines 500 are in a straight state.
  • the second pixel circuit 400 includes an electrode 410 and a source-drain metal layer (ie, an SD layer, not shown in the figure) connected to the electrode 410
  • the first pixel circuit 300 includes a dummy layer.
  • a first insulating layer is arranged therebetween, and the dummy electrode 310 and the source-drain metal layer are overlapped through the vias 311 on the first insulating layer.
  • one dummy electrode 310 and the source-drain metal layer are overlapped by two vias 311; the first conductive line can be located between the dummy electrode 310 and the source-drain metal layer, and the first conductive line 500 can be connected to
  • the dummy electrode 310 is directly overlapped, and the position indicated by the mark d in FIG. 4 is the overlapped position of the first conductive wire 500 and the dummy electrode 310 .
  • the display panel further includes: a plurality of third light-emitting elements 700 and a plurality of third pixel circuits, the third light-emitting elements 700 and the third pixel circuits are located in In the second region a, the arrangement density of the third light emitting elements 700 is greater than or equal to the arrangement density of the first light emitting elements 100 in the first region c and the second light emitting elements 200 in the transition region b.
  • the arrangement density of the first light-emitting elements 100 in the first area c is smaller than that of the third light-emitting elements in the second area a 700
  • the arrangement density of the second light-emitting elements 200 in the transition region b is smaller than the arrangement density of the third light-emitting elements 700 in the second region a, so as to ensure that the first region c has better transparency. light rate.
  • the arrangement density of the first light-emitting elements 100 in the first region c may also be the same as the arrangement density of the third light-emitting elements 700 in the second region a, to ensure that The first area c has a better display effect.
  • a fourth conductive line 800 and a fifth conductive line 900 are further connected to the first pixel circuit 300 in each column.
  • the fourth conductive line 800 and the fifth conductive line 900 are used to control the data (data) signal on the first pixel circuit 300 in each column.
  • the boundary of the first region c further includes a third side boundary c3 and a fourth side boundary c4 opposite to each other, wherein each of the first Four conductive lines 800 extend from the third side boundary c3 of the first area c, around the first side boundary c1 of the first area c or around the second side boundary c2, to the first area
  • a fifth conductive line 900 is connected to the first pixel circuits 300 in each column, and one end of the fifth conductive line 900 is connected to the corresponding fourth conductive line 800 .
  • the size of the first conductive line 500 itself such as the line width and the gap, limited by the size of the arrangement space of the pixel circuit and the light-emitting element, there may be insufficient space for arrangement The problem of a sufficient number of the first conductive lines 500 to drive the first light emitting element 100 .
  • the display panel further includes: at least one third conductive line 510 , each of which is connected to at least one first pixel circuit 300 and at least one first light-emitting element 100, and the third conductive wire 510 and the first conductive wire 500 are provided in different layers.
  • a part of the first light-emitting elements 100 can be driven by the first conductive wire 500 , and another part of the first light-emitting element 100 can also be driven by a third conductive wire 510 provided at a different layer from the first conductive wire 500 , so as to The problem that the number of the first conductive lines 500 is insufficient to drive all the first light-emitting elements 100 is solved.
  • the first pixel circuit 300 includes a dummy electrode 310 , and the third conductive line 510 and the dummy electrode 310 are provided in the same layer and with the same material.
  • the dummy electrode 310 in the first pixel circuit 300 in the transition region b can be used to lead out the third conductive line 510 to drive the first light emitting element 100 in the first region c.
  • the third conductive wire 510 may also be made of conductive wires of other materials or layers.
  • the third conductive line 510 is led out from the dummy electrode 310 in the transition region b that is closest to the first region c, and is connected to the first region c.
  • the first light emitting element 100 closest to the transition region b is connected.
  • the dummy electrode 310 is usually made of opaque metal, in order to minimize the influence of the third conductive wire 510 on the light transmittance, the dummy electrode 310 closest to the first region c should be selected to The lead wires form the third conductive wires 510 .
  • the matching mode of the first conductive line 500 and the third conductive line 510 depends on the number of the first light-emitting elements 100 in the first region c, and the light-emitting element is the GGRB pixel row.
  • the pixel pitch (Pixel Pitch) is 60.2 ⁇ m.
  • the design diameter of the first region c is 3000 ⁇ m
  • the line width of the data (data) signal trace is 200 ⁇ m
  • the pitch between the first conductive lines 500 is about 8.2 ⁇ m.
  • the light-emitting signals of the first light-emitting elements 100 at the edge of the first region c are controlled by the third conductive lines 510 drawn from the dummy electrodes 310 .
  • the third conductive lines 510 drawn from the dummy electrodes 310 .
  • the first conductive wire 500 and the third conductive wire 510 can be determined according to parameters such as the size of each conductive wire in the actual product and the size of the light-emitting element. way of matching.
  • the embodiments of the present disclosure further provide a display device, including the display panel provided by the embodiments of the present disclosure.
  • the display device may be a display device with an under-screen camera, and a camera element is provided on the non-display side of the first region c of the display panel.
  • the display device provided by the embodiment of the present disclosure can also bring about the beneficial effects brought by the display panel provided by the embodiment of the present disclosure, which is not repeated here.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Geometry (AREA)
  • Electroluminescent Light Sources (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)

Abstract

一种显示面板及显示装置，包括：衬底基板，显示区域包括第一区域(c)、第二区域(a)及过渡区域(b)；多个第一发光元件(100)，位于第一区域(c)；多个第二发光元件(200)、多个第一像素电路(300)和多个第二像素电路(400)，位于过渡区域(b)，多个第一像素电路(300)间隔分布于多个第二像素电路(400)之间，至少一个第二像素电路(400)在衬底基板的正投影与至少一个第二发光元件(200)在衬底基板的正投影至少部分重叠；多条第一导电线(500)，每条第一导电线(500)连接至少一个第一像素电路(300)和至少一个第一发光元件(100)；多条第二导电线(600)，每条第二导电线(600)连接至少一个第一像素电路(300)，并沿至少一个第一像素电路(300)向远离至少一个第一发光元件(100)的一侧延伸。显示面板及显示装置可解决屏下摄像头区域亮暗不均等问题。

Description

显示面板及显示装置 技术领域
本公开涉及显示技术领域，尤其涉及一种显示面板及显示装置。
背景技术
在相关技术中，为了追求更大的显示面积，增大屏占比，全屏显示产品应运而生。对于前置摄像头，很多全屏显示产品采用了屏下摄像头，通过减小摄像头透明区域的像素排列的PPI，增大透过率，来使得摄像头透明区域成像质量更好，同时兼备显示的功能。但是，目前的屏下摄像头区域存在亮度不均以及摄像头区域过小等问题。
发明内容
本公开实施例提供了一种显示面板及显示装置，能够解决相关技术中屏下摄像头区域亮暗不均和摄像头区域过小等问题。
本公开实施例所提供的技术方案如下：
本公开实施例提供了一种显示面板，包括：
衬底基板，所述衬底基板包括显示区域，所述显示区域包括第一区域、位于所述第一区域外围的第二区域、及位于所述第一区域和所述第二区域之间的过渡区域，所述第一区域的透光率大于所述第二区域；
多个第一发光元件，位于所述第一区域；
多个第二发光元件、多个第一像素电路和多个第二像素电路，位于所述过渡区域，且多个第一像素电路间隔分布于多个第二像素电路之间，至少一个第二像素电路在所述衬底基板上的正投影与至少一个第二发光元件在所述衬底基板上的正投影至少部分重叠；
多条第一导电线，每条所述第一导电线连接于至少一个第一像素电路和至少一个第一发光元件之间；
多条第二导电线，每条所述第二导电线连接至少一个第一像素电路，并沿着所述至少一个第一像素电路向远离所述至少一个第一发光元件的一侧延伸。
示例性的，所述第二导电线在所述衬底基板的正投影与所述至少一个第一像素电路或至少一个第二像素电路在所述衬底基板的正投影交叠。
示例性的，所述第二导电线沿着所述至少一个第一像素电路向远离所述至少一个第一发光元件的一侧延伸至所述第二区域与所述过渡区域的边界。
示例性的，多条所述第二导电线的延伸至所述第二区域与所述过渡区域的边界的一端均位于所述过渡区域内。
示例性的，多条所述第二导电线的延伸至所述第二区域与所述过渡区域的边界的一端均位于所述第二区域内。
示例性的，多条所述第二导电线中，一部分所述第二导电线的延伸至所述第二区域与所述过渡区域的边界的一端位于所述过渡区域内，另一部分所述第二导电线的延伸至所述第二区域与所述过渡区域的边界的一端位于所述第二区域内。
示例性的，所述显示面板还包括：位于所述第二区域的多个第三发光元件，所述第三发光元件至少包括一个第一子像素、一个第二子像素和两个第三子像素，两个所述第三子像素同列不同行设置，所述第一子像素和所述第二子像素均位于两个所述第三子像素的同一侧，且所述第一子像素和所述第二子像素处于不同列且不同行设置；
在第一方向上，所述第一区域的区域边界包括相对的第一侧边界和第二侧边界，在所述第一侧边界，两个所述第三子像素位于靠近所述过渡区域的一侧，所述第一子像素和所述第二子像素位于远离所述过渡区域的一侧，所述第一方向为所述第三发光元件的行方向；
在所述第一侧边界，各条所述第二导电线延伸至所述过渡区域与所述第二区域的交界线的一端齐平，并与所述第二区域内最接近所述过渡区域的第三子像素之间保持第一距离；
在所述第二侧边界，各条所述第二导电线延伸至所述过渡区域与所述第 二区域的交界线的一端不齐平，并与所述第二区域内最接近所述过渡区域的第一子像素之间保持第二距离，与所述第二区域内最接近所述过渡区域的第二子像素之间保持第三距离。
示例性的，所述第一距离、所述第二距离和所述第三距离均大于或等于2微米。
示例性的，所述第一导电线和所述第二导电线之间的夹角为175±5°。
示例性的，所述第一像素电路包括虚拟电极，所述虚拟电极位于所述第一导电线的远离衬底基板的一侧，且与所述第一导电线电连接。
示例性的，所述显示面板还包括：多个第三发光元件和多个第三像素电路，所述第三发光元件与所述第三像素电路位于所述第二区域内，且所述第三发光元件的排列密度大于或等于所述第一区域的第一发光元件和所述过渡区域的第二发光元件的排列密度。
示例性的，所述第一导电线和所述第二导电线的透光率大于或等于50％。
示例性的，所述第一导电线和所述第二导电线同层且同材质设置。
示例性的，所述第一导电线为氧化铟锡线或氧化铟锌线；所述第二导电线为氧化铟锡线或氧化铟锌线。
示例性的，所述显示面板还包括：至少一条第三导电线，每条所述第三导电线连接至少一个第一像素电路和至少一个第一发光元件之间，且所述第三导电线与所述第一导电线为不同层设置。
示例性的，所述第一像素电路包括虚拟电极，所述第三导电线与所述虚拟电极同层且同材质设置。
示例性的，所述第三导电线由所述过渡区域内最接近所述第一区域的所述虚拟电极引出，并与所述第一区域内最接近所述过渡区域的第一发光元件连接。
本公开实施例还提供了一种显示装置，包括如上所述的显示面板。
示例性的，所述第一区域的非显示侧设有摄像头元件。
本公开实施例所带来的有益效果如下：
本公开实施例提供的显示面板及显示装置，其显示区域包括第一区域、 第二区域和过渡区域，所述第一区域的透光率大于所述第二区域(例如，所述第一区域可以作为屏下摄像头区域)，为了提高所述第一区域的透光率，对所述第一区域的控制线进行了优化，在所述第一区域仅设置第一发光元件，而未设置像素电路，在所述第二区域内设置多个第二发光元件、多个第一像素电路和多个第二像素电路，其中所述第一像素电路和所述第二像素电路间隔分布，所述第二像素电路与所述第二发光元件连接，用于驱动第二发光元件；至少一个所述第一像素电路与至少一个所述第一发光元件之间通过第一导电线连接，这样，就可以实现所述过渡区域内的第二像素电路驱动所述过渡区域内的第二发光元件发光，而所述过渡区域内的第一像素电路驱动所述第一区域内的第一发光元件，从而所述第一区域内可无需布设像素电路，仅设置第一发光元件，而提高所述第一区域的透光率，且所述第一区域的尺寸也可不受限；此外，在所述过渡区域内还设有第二导电线，每条所述第二导电线连接至少一个第一像素电路，并沿着所述至少一个第一像素电路向远离所述至少一个第一发光元件的一侧延伸，也就是，将所述第一导电线向所述过渡区域与所述第二区域的边界处反向延伸，使得控制每条第二导电线，在所述过渡区域所经过的环境尽可能一样，从而，使得控制所述第一区域的第一发光元件发光的所述第一导电线与所述过渡区域的像素电路之间的寄生电容大致相同，以解决相关技术中屏下摄像头区域所存在的亮度不均的问题。
附图说明
图1表示本公开实施例中提供的一种显示面板显示区域的示意图；
图2表示本公开提供的一些实施例中显示面板的第一区域第一发光元件与第一像素电路的连接示意图，其中仅示意出了一部分第一导电线，未示意出全部第一导电线；
图3表示本公开提供的另一些实施例中显示面板的第一区域第一发光元件与过渡区域的第一像素电路的连接示意图，其中仅示意出了一部分第一导电线和第二导电线，未示意出全部第一导电线和第二导电线；
图4表示本公开提供的一些实施例中显示面板的过渡区域第一像素电路 的虚拟电极与第一导电线的搭接示意图；
图5表示本公开提供的一些实施例中显示面板各条第二导电线在第一区域的第二侧边界的结构示意图；
图6表示本公开提供的一些实施例中显示面板各条第二导电线在第一区域的第一侧边界的结构示意图；
图7表示本公开提供的一些实施例中显示面板第三发光元件的像素排列结构示意图；
图8表示本公开提供的一些实施例中显示面板中第一导电线与第四导电线一种搭配方式来驱动第一区域内第一发光元件的结构示意图。
具体实施方式
为使本公开实施例的目的、技术方案和优点更加清楚，下面将结合本公开实施例的附图，对本公开实施例的技术方案进行清楚、完整地描述。显然，所描述的实施例是本公开的一部分实施例，而不是全部的实施例。基于所描述的本公开的实施例，本领域普通技术人员在无需创造性劳动的前提下所获得的所有其他实施例，都属于本公开保护的范围。
除非另外定义，本公开使用的技术术语或者科学术语应当为本公开所属领域内具有一般技能的人士所理解的通常意义。本公开中使用的“第一”、“第二”以及类似的词语并不表示任何顺序、数量或者重要性，而只是用来区分不同的组成部分。同样，“一个”、“一”或者“该”等类似词语也不表示数量限制，而是表示存在至少一个。“包括”或者“包含”等类似的词语意指出现该词前面的元件或者物件涵盖出现在该词后面列举的元件或者物件及其等同，而不排除其他元件或者物件。“连接”或者“相连”等类似的词语并非限定于物理的或者机械的连接，而是可以包括电性的连接，不管是直接的还是间接的。“上”、“下”、“左”、“右”等仅用于表示相对位置关系，当被描述对象的绝对位置改变后，则该相对位置关系也可能相应地改变。
在对本公开实施例中提供的显示面板及显示装置进行详细说明之前，有必要对于相关技术进行以下说明：
在相关技术中，为了追求更大的显示面积，增大屏占比，全屏显示产品应运而生。对于前置摄像头，很多全屏显示产品采用了屏下摄像头，通过减小摄像头区域(Camera区域)的像素排列的PPI(像素密度)，来增大透过率，以使得摄像头透明区域成像质量更好，同时兼备显示的功能。屏下摄像头AA区的显示区域分为高密度像素区(a)和低密度像素区(b)，高密度像素区又称H区(High PPI area)，低密度像素区又称L区(Low PPI area)，其中摄像头区域(c)设计在L区，L区非Camera区域称之为过渡区。但是目前的屏下摄像头区域存在亮度不均以及摄像头区域尺寸过小等问题。
为了改善摄像头区域的亮度不均和摄像头区域尺寸过小等问题，本公开实施例中通过对L区摄像头区域的信号走线、控制线和发光器件的搭配关系等进行设计优化，以实现屏下摄像头区域亮度均匀以及摄像头区域尺寸可不受限的目的。
图1表示本公开实施例中提供的一种显示面板显示区域的示意图；图2和图3所示为本公开实施例提供的显示面板的显示区域的局部结构示意图，其中为了清楚说明本公开实施例提供的显示面板中的信号引线连接关系，图2和图3中仅示意出了一部分连接关系，未示意出全部的走线连接关系。
如图1至图3所示，本公开实施例提供了一种显示面板，包括：
衬底基板，所述衬底基板包括显示区域，所述显示区域包括第一区域c、位于所述第一区域c外围的第二区域a、及位于所述第一区域c和所述第二区域a之间的过渡区域b，所述第一区域c的透光率大于所述第二区域a；
多个第一发光元件100，位于所述第一区域c；
多个第二发光元件200、多个第一像素电路300和多个第二像素电路400，位于所述过渡区域b，且多个第一像素电路300间隔分布于多个第二像素电路400之间，至少一个第二像素电路400在所述衬底基板上的正投影与至少一个第二发光元件200在所述衬底基板上的正投影至少部分重叠；
多条第一导电线500，每条所述第一导电线500连接于至少一个第一像素电路300和至少一个第一发光元件100之间；
多条第二导电线600，每条所述第二导电线600连接至少一个第一像素 电路300，并沿着所述至少一个第一像素电路300向远离所述至少一个第一发光元件100的一侧延伸。
在对本公开实施例进行详细说明之前，先进行以下说明：图2中为了能更清晰表示第一导电线500与第一像素电路和第一发光元件之间的连接关系以及第一导电线500和第二导电线600的连接关系，未示意出第二导电线600；图3中示意出了第二导电线600。且图2和图3中仅示意了图中第一区域左侧的一部分导电线，对于图中第一区域的右侧导电线未示意出来。
本公开实施例所提供的显示面板中，所述显示区域的第一区域c可以作为屏下摄像头透光区域，所述第二区域a可以为正常显示区域。
所述第一发光元件100和所述第二发光元件200是指，能够发光的元件，例如，所述第一发光元件100和所述第二发光元件200可以包括EL器件(电致发光器件)。
需要说明的是，在上述方案中，至少一个所述第一像素电路300与至少一个所述第一发光元件100通过第一导电线500连接，也就是说，一个所述第一像素电路300可以用来驱动所述第一区域c内的至少一个所述第一发光元件100。为了便于描述，将所述第一像素电路300和与之通过第一导电线500连接的所述第一发光元件100称之为一个配对单元。每条所述第二导电线600连接至少一个第一像素电路300，并沿着所述至少一个第一像素电路300向远离所述至少一个第一发光元件100的一侧延伸，是指，每条所述第二导电线600自与该第二导电线600连接的第一像素电路300向远离与该第一像素电路300组成配对单元的第一发光元件100的方向延伸。
在上述方案中，为了提高所述第一区域c的透光率，对所述第一区域c的控制线进行了优化。在所述第一区域c仅设置第一发光元件100，而未设置像素电路；在所述第二区域a内设置多个第二发光元件200、多个第一像素电路300和多个第二像素电路400，其中，所述第一像素电路300和所述第二像素电路400间隔分布，且所述第二像素电路400与所述第二发光元件200连接，用于驱动第二发光元件200，且所述第二像素电路400在衬底基板上的正投影与所述第二发光元件200在衬底基板上的正投影至少部分重叠。也 就是说，所述第二像素电路400为能够驱动发光元件的像素电路，而所述第一像素电路300则为不能够驱动发光元件的像素电路(Dummy pixel)。至少一个所述第一像素电路300与至少一个所述第一发光元件100之间通过第一导电线500连接，这样，就可以通过所述过渡区域b内的第二像素电路400来驱动所述过渡区域b内的第二发光元件200发光，而所述过渡区域b内的第一像素电路300驱动所述第一区域c内的第一发光元件100，从而，所述第一区域c内可以做成不布设像素电路，而仅设置第一发光元件100的结构，以提高所述第一区域c的透光率，且所述第一区域c的尺寸也可不受限；此外，在所述过渡区域b内还设有第二导电线600，每条所述第二导电线600连接至少一个第一像素电路300，并沿着所述至少一个第一像素电路300向远离所述至少一个第一发光元件100的一侧延伸，也就是，将所述第一导电线500向所述过渡区域b与所述第二区域a的边界处延伸，使得控制每条第二导电线600，在所述过渡区域b所经过的环境尽可能一样，从而，使得控制所述第一区域c的第一发光元件100发光的所述第一导电线500与所述过渡区域b的像素电路之间的寄生电容大致相同，以解决相关技术中屏下摄像头区域所存在的亮度不均的问题。
在一些示例性的实施例中，所述第二导电线600在所述衬底基板的正投影与所述至少一个第一像素电路300或至少一个第二像素电路400在所述衬底基板的正投影交叠。
此外，在本公开一些示例性的实施例中，所述第二导电线600沿着所述至少一个第一像素电路300向远离所述至少一个第一发光元件100的一侧延伸，并延伸至所述第二区域a与所述过渡区域b的边界。这样，能尽可能保证各条第二导电线600在所述过渡区域b所经过的环境大致相同。
在一些示例性的实施例中，多条所述第二导电线600的延伸至所述第二区域a与所述过渡区域b的边界的一端均位于所述过渡区域b内；
或者，多条所述第二导电线600的延伸至所述第二区域a与所述过渡区域b的边界的一端均位于所述第二区域a内；
或者，多条所述第二导电线600中，一部分所述第二导电线600的延伸 至所述第二区域a与所述过渡区域b的边界的一端位于所述过渡区域b内，另一部分所述第二导电线600的延伸至所述第二区域a与所述过渡区域b的边界的一端位于所述第二区域a内。
在上述方案中，为了在保证各条第二导电线600所经过的环境大致相同的同时，还要避免第二导电线600造成所述第二区域a不良干扰，根据实际产品中第二区域a的像素电路结构，所述第二导电线600延伸至所述过渡区域b与所述第二区域a的边界的一端可以位于所述过渡区域b内，也可以位于所述第二区域a内，还可以一部分第二导电线600的端部位于所述过渡区域b内，另一部分第二导电线600的端部位于所述第二区域a内。
以下对上述方案进行示例性的说明。
所述显示面板还包括：位于所述第二区域a的多个第三发光元件700，所述第一发光元件100、所述第二发光元件200和所述第三发光元件700的像素排列结构可以相同或不同。以下以所述一发光元件100、所述第二发光元件200和所述第三发光元件700的像素排列结构可以相同为例进行说明。
在一些示例性的实施例中，如图5、图6和图7所示，所述第三发光元件700至少包括一个第一子像素11、一个第二子像素12和两个第三子像素13，两个所述第三子像素13同列不同行设置，所述第一子像素11和所述第二子像素12均位于两个所述第三子像素13的同一侧，且所述第一子像素11和所述第二子像素12处于不同列且不同行设置。例如，所述第一子像素11可以为红色子像素，所述第二子像素12可以为蓝色子像素，所述第三子像素13可以为绿色子像素。
由图4至图7可知，在第一方向上，也就是，所述第三发光元件700的行方向上，各所述第三发光元件700的相对两侧的边界形状不同。在第一侧(图5所示的右侧)第一子像素11和第二子像素12的右侧边界不齐平，在第二侧(图6所示的左侧)两个第三子像素13的左侧边界齐平。
因此，如图3、图5和图6所示，在所述第一方向上，所述第一区域c的区域边界包括相对的第一侧边界c1和第二侧边界c2，在所述第一侧边界c1，两个所述第三子像素13位于靠近所述过渡区域b的一侧，所述第一子像 素11和所述第二子像素12位于远离所述过渡区域b的一侧，所述第一方向为所述第三发光元件700的行方向；
在所述第一侧边界c1，各条所述第二导电线600延伸至所述过渡区域b与所述第二区域a的交界线的一端齐平，并与所述第二区域a内最接近所述过渡区域b的第三子像素13之间保持第一距离D1；
在所述第二侧边界c2，各条所述第二导电线600延伸至所述过渡区域b与所述第二区域a的交界线的一端不齐平，并与所述第二区域a内最接近所述过渡区域b的第一子像素11之间保持第二距离D2，与所述第二区域a内最接近所述过渡区域b的第二子像素12之间保持第三距离D3。
需要说明的是，以上仅是一种示例，在实际应用中，应根据像素单元的各子像素实际摆放位置来调整各条第二导电线600延伸至所述过渡区域b和所述第二区域a的边界线处的端部位置。
示例性的，所述第一距离D1、所述第二距离D2和所述第三距离D3均大于或等于2微米。
此外，在一些示例性的实施例中，所述第一导电线500和所述第二导电线600的透光率大于或等于50％，也就是说，所述第一导电线500和所述第二导电线600选用透明导电线，以保证所述第一区域c具有较好的透光率。其中所述第一导电线500和所述第二导电线600的透光率的取值范围可以为50％～70％。例如，所述第一导电线500和所述第二导电线600可以均选用氧化铟锡线(ITO线)。对于所述第一导电线500和所述第二导电线600的材质并不以此为限，例如，所述第一导电线500和所述第二导电线600的材质还可以选用氧化铟锌线(IZO线)等。
此外，在一些示例性的实施例中，所述第一导电线500和所述第二导电线600可以同层且同材质设置。也就是说，对应的所述第一导电线500和所述第二导电线600制作于同一根导电线。当然可以理解的是，在实际应用中，所述第一导电线500和所述第二导电线600也可以是不同材质且同层设置，或者不同材质且不同层设置。
此外，在一些示例性的实施例中，如图3所示，所述第一导电线500和 所述第二导电线600之间的夹角为175±5°。上述方案中，所述第二导电线600与所述第一导电线500之间可以是位于同一直线上，但是并不以此进行限定，在实际应用中，结合产品本身电路布局，所述第二导电线600与所述第二导电线600之间也可以具有一定的夹角。
此外，在本公开一些实施例中，如图4所示，所述第一像素电路300中可以包括虚拟电极310，而不包括发光元件，所述第一像素电路300的虚拟电极310位于所述第一导电线500的远离衬底基板的一侧，且与所述第一导电线500电连接。
在上述方案中，在所述第一像素电路300中包括虚拟电极310，其中所述虚拟电极310的形状可以与所述第二像素电路400中的电极形状相同，所述虚拟电极310可以是虚拟阳极或虚拟阴极等电极结构；通过第一像素电路300中的虚拟电极310来与所述第一导电线500进行连接，相较于利用所述第一像素电路300中的其他部分来与所述第一导电线500连接的方式来说，能够保证所述第一导电线500呈直线状态。
例如，图4所示，所述第二像素电路400包括电极410及与电极410连接的源漏金属层(即，SD层，图中未示意出)，所述第一像素电路300中包括虚拟电极310、以及与虚拟电极310连接的源漏金属层，其中源漏金属层位于所述虚拟电极310的靠近所述衬底基板的一侧，在所述源漏金属层与所述虚拟电极310之间设有第一绝缘层，所述虚拟电极310与所述源漏金属层之间通过所述第一绝缘层上的过孔311进行搭接，如图4所示，一个所述虚拟电极310与所述源漏金属层通过两个过孔311搭接；所述第一导电线可以是位于所述虚拟电极310与所述源漏金属层之间，所述第一导电线500可以与所述虚拟电极310直接搭接，如图4中标记d所示的位置即为所述第一导电线500与所述虚拟电极310搭接位置。
此外，在本公开一些示例性的实施例中，所述显示面板还包括：多个第三发光元件700和多个第三像素电路，所述第三发光元件700与所述第三像素电路位于所述第二区域a内，且所述第三发光元件700的排列密度大于或等于所述第一区域c的第一发光元件100和所述过渡区域b的第二发光元件 200的排列密度。
在上述实施例中，为了保证所述第一区域c具有更好的透光率，所述第一区域c内的第一发光元件100的排列密度小于所述第二区域a的第三发光元件700的排列密度，所述过渡区域b内的第二发光元件200的排列密度小于所述第二区域a的第三发光元件700的排列密度，以保证所述第一区域c具有更好的透光率。
当然可以理解的是，在实际应用中，所述第一区域c的第一发光元件100的排列密度还可以是与所述第二区域a内的第三发光元件700的排列密度相同，以保证所述第一区域c具有更好的显示效果。
此外，在本公开一些实施例中，如图3所示，所述过渡区域b内，每列所述第一像素电路300上还连接有第四导电线800和第五导电线900，所述第四导电线800和所述第五导电线900用于控制每列所述第一像素电路300上的数据(data)信号。
在第二方向上，即所述第一发光元件100的列方向上，所述第一区域c的边界还包括相对的第三侧边界c3和第四侧边界c4，其中，每一条所述第四导电线800从所述第一区域c的第三侧边界c3，绕所述第一区域c的第一侧边界c1线或绕所述第二侧边界c2线，延伸至所述第一区域c的第四侧边界c4，每列所述第一像素电路300上连接一根第五导电线900，所述第五导电线900的一端连接至对应的所述第四导电线800上。
此外，在本公开一些示例性的实施例中，由于所述第一导电线500自身线宽以及间隙等尺寸，受像素电路以及发光元件的排布空间尺寸限制，可能会存在没有足够空间来布置足够数量的所述第一导电线500来驱动第一发光元件100的问题。
为了解决上述问题，在本公开一些实施例中，如图8所示，所述显示面板还包括：至少一条第三导电线510，每条所述第三导电线510连接至少一个第一像素电路300和至少一个第一发光元件100之间，且所述第三导电线510与所述第一导电线500为不同层设置。
在上述方案中，一部分第一发光元件100可以通过第一导电线500来驱 动，另一部分第一发光元件100还可以通过与第一导电线500不同层设置的第三导电线510来驱动，以解决第一导电线500数量不足以驱动全部第一发光元件100的问题。
其中，示例性的，所述第一像素电路300包括虚拟电极310，所述第三导电线510与所述虚拟电极310同层且同材质设置。
上述方案中，可以利用所述过渡区域b内的第一像素电路300中的虚拟电极310来引出第三导电线510，以驱动所述第一区域c内的第一发光元件100。
当然可以理解的是，以上仅是示例，在实际应用中，也可以采用其他材质或其他层的导电线来制作所述第三导电线510。
此外，示例性的，如图8所示，所述第三导电线510由所述过渡区域b内最接近所述第一区域c的所述虚拟电极310引出，并与所述第一区域c内最接近所述过渡区域b的第一发光元件100连接。
采用上述方案，由于所述虚拟电极310通常采用不透明金属制成，为了尽量减少所述第三导电线510对透光率的影响，应选取最接近所述第一区域c的虚拟电极310，来引出走线形成所述第三导电线510。
为了便于理解上述方案，以下进行举例说明：
例如，图8所示，所述第一导电线500和所述第三导电线510的搭配方式，取决于所述第一区域c内第一发光元件100的数量，以发光元件为GGRB像素排布为例，像素间距(Pixel Pitch)为60.2μm，以第一区域c的PPI为第二区域a的PPI的1/2为例进行计算，L区域的最小循环单元为60.2*4＝240.8μm，所述第一区域c的设计直径为3000μm，数据(data)信号走线的线宽为200μm，那么，所述第一区域c内第一发光元件100的数量为(3000+200*2)/240.8＝14组(如图8所示)，因此第一区域c内第一发光元件100所需控制引线总数量为(14/2)*8＝56根。
以第一导电线500之间的间距(Pitch)为4μm左右为例，由于第一发光元件100纵向尺寸的限制，除去过孔处的空隙(space)和空白区(Margin)，约为8.2μm，则一个最小第一发光元件100所能布设下的第一导电线500的 数量为[(60.2-8.2)/4]*4＝52根。因此，仅靠第一导电线500是无法驱动全部第一发光元件100的，需要与第三导电线510来搭配，以驱动全部第一发光元件100。
如图8所示，在第一区域c的边缘半组第一发光元件100的发光信号通过虚拟电极310所引出的第三导电线510来控制，这样，有两个第一发光元件100间隙内(Pixel Pitch)，就会各余1根第一导电线500(如图8中的标号e和f所示)，可用来控制其他第一发光元件100的发光器件。
需要说明的是，以上仅是一种示例，在实际应用中，可根据实际产品中的各导电线的尺寸、发光元件的尺寸等参数来确定第一导电线500和所述第三导电线510的搭配方式。
此外，本公开实施例还提供了一种显示装置，包括本公开实施例所提供的显示面板。所述显示装置可以为具有屏下摄像头的显示装置，在所述显示面板的第一区域c的非显示侧设置摄像头元件。显然，本公开实施例提供的显示装置也能带来本公开实施例所提供的显示面板所能带来的有益效果，在此不再赘述。
有以下几点需要说明：
(1)本公开实施例附图只涉及到与本公开实施例涉及到的结构，其他结构可参考通常设计。
(2)为了清晰起见，在用于描述本公开的实施例的附图中，层或区域的厚度被放大或缩小，即这些附图并非按照实际的比例绘制。可以理解，当诸如层、膜、区域或基板之类的元件被称作位于另一元件“上”或“下”时，该元件可以“直接”位于另一元件“上”或“下”或者可以存在中间元件。
(3)在不冲突的情况下，本公开的实施例及实施例中的特征可以相互组合以得到新的实施例。
以上，仅为本公开的具体实施方式，但本公开的保护范围并不局限于此，本公开的保护范围应以权利要求的保护范围为准。

Claims (19)

  1. 一种显示面板，其特征在于，所述显示面板包括：
    衬底基板，所述衬底基板包括显示区域，所述显示区域包括第一区域、位于所述第一区域外围的第二区域、及位于所述第一区域和所述第二区域之间的过渡区域，所述第一区域的透光率大于所述第二区域；
    多个第一发光元件，位于所述第一区域；
    多个第二发光元件、多个第一像素电路和多个第二像素电路，位于所述过渡区域，且多个第一像素电路间隔分布于多个第二像素电路之间，至少一个第二像素电路在所述衬底基板上的正投影与至少一个第二发光元件在所述衬底基板上的正投影至少部分重叠；
    多条第一导电线，每条所述第一导电线连接于至少一个第一像素电路和至少一个第一发光元件之间；
    多条第二导电线，每条所述第二导电线连接至少一个第一像素电路，并沿着所述至少一个第一像素电路向远离所述至少一个第一发光元件的一侧延伸。
  2. 根据权利要求1所述的显示面板，其特征在于，
    所述第二导电线在所述衬底基板的正投影与所述至少一个第一像素电路或至少一个第二像素电路在所述衬底基板的正投影交叠。
  3. 根据权利要求1所述的显示面板，其特征在于，
    所述第二导电线沿着所述至少一个第一像素电路向远离所述至少一个第一发光元件的一侧延伸至所述第二区域与所述过渡区域的边界。
  4. 根据权利要求3所述的显示面板，其特征在于，
    多条所述第二导电线的延伸至所述第二区域与所述过渡区域的边界的一端均位于所述过渡区域内。
  5. 根据权利要求3所述的显示面板，其特征在于，
    多条所述第二导电线的延伸至所述第二区域与所述过渡区域的边界的一端均位于所述第二区域内。
  6. 根据权利要求3所述的显示面板，其特征在于，
    多条所述第二导电线中，一部分所述第二导电线的延伸至所述第二区域与所述过渡区域的边界的一端位于所述过渡区域内，另一部分所述第二导电线的延伸至所述第二区域与所述过渡区域的边界的一端位于所述第二区域内。
  7. 根据权利要求6所述的显示面板，其特征在于，
    所述显示面板还包括：位于所述第二区域的多个第三发光元件，所述第三发光元件至少包括一个第一子像素、一个第二子像素和两个第三子像素，两个所述第三子像素同列不同行设置，所述第一子像素和所述第二子像素均位于两个所述第三子像素的同一侧，且所述第一子像素和所述第二子像素处于不同列且不同行设置；
    在第一方向上，所述第一区域的区域边界包括相对的第一侧边界和第二侧边界，在所述第一侧边界，两个所述第三子像素位于靠近所述过渡区域的一侧，所述第一子像素和所述第二子像素位于远离所述过渡区域的一侧，所述第一方向为所述第三发光元件的行方向；
    在所述第一侧边界，各条所述第二导电线延伸至所述过渡区域与所述第二区域的交界线的一端齐平，并与所述第二区域内最接近所述过渡区域的第三子像素之间保持第一距离；
    在所述第二侧边界，各条所述第二导电线延伸至所述过渡区域与所述第二区域的交界线的一端不齐平，并与所述第二区域内最接近所述过渡区域的第一子像素之间保持第二距离，与所述第二区域内最接近所述过渡区域的第二子像素之间保持第三距离。
  8. 根据权利要求7所述的显示面板，其特征在于，
    所述第一距离、所述第二距离和所述第三距离均大于或等于2微米。
  9. 根据权利要求1所述的显示面板，其特征在于，
    所述第一导电线和所述第二导电线之间的夹角为175±5°。
  10. 根据权利要求1所述的显示面板，其特征在于，
    所述第一像素电路包括虚拟电极，所述虚拟电极位于所述第一导电线的远离衬底基板的一侧，且与所述第一导电线电连接。
  11. 根据权利要求1所述的显示面板，其特征在于，
    所述显示面板还包括：多个第三发光元件和多个第三像素电路，所述第三发光元件与所述第三像素电路位于所述第二区域内，且所述第三发光元件的排列密度大于或等于所述第一区域的第一发光元件和所述过渡区域的第二发光元件的排列密度。
  12. 根据权利要求1所述的显示面板，其特征在于，
    所述第一导电线和所述第二导电线的透光率大于或等于50％。
  13. 根据权利要求12所述的显示面板，其特征在于，
    所述第一导电线和所述第二导电线同层且同材质设置。
  14. 根据权利要求13所述的显示面板，其特征在于，
    所述第一导电线为氧化铟锡线或氧化铟锌线；所述第二导电线为氧化铟锡线或氧化铟锌线。
  15. 根据权利要求1所述的显示面板，其特征在于，
    所述显示面板还包括：
    至少一条第三导电线，每条所述第三导电线连接至少一个第一像素电路和至少一个第一发光元件之间，且所述第三导电线与所述第一导电线为不同层设置。
  16. 根据权利要求15所述的显示面板，其特征在于，
    所述第一像素电路包括虚拟电极，所述第三导电线与所述虚拟电极同层且同材质设置。
  17. 根据权利要求16所述的显示面板，其特征在于，
    所述第三导电线由所述过渡区域内最接近所述第一区域的所述虚拟电极引出，并与所述第一区域内最接近所述过渡区域的第一发光元件连接。
  18. 一种显示装置，其特征在于，包括如权利要求1至17任一项所述的显示面板。
  19. 根据权利要求18所述的显示装置，其特征在于，所述第一区域的非显示侧设有摄像头元件。
PCT/CN2020/139538 2020-12-25 2020-12-25 显示面板及显示装置 WO2022134038A1 (zh)

Priority Applications (3)

Application Number Priority Date Filing Date Title
PCT/CN2020/139538 WO2022134038A1 (zh) 2020-12-25 2020-12-25 显示面板及显示装置
US17/593,341 US20220406979A1 (en) 2020-12-25 2020-12-25 Display panel and display device
CN202080003685.9A CN115244604A (zh) 2020-12-25 2020-12-25 显示面板及显示装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2020/139538 WO2022134038A1 (zh) 2020-12-25 2020-12-25 显示面板及显示装置

Publications (1)

Publication Number Publication Date
WO2022134038A1 true WO2022134038A1 (zh) 2022-06-30

Family

ID=82157173

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2020/139538 WO2022134038A1 (zh) 2020-12-25 2020-12-25 显示面板及显示装置

Country Status (3)

Country Link
US (1) US20220406979A1 (zh)
CN (1) CN115244604A (zh)
WO (1) WO2022134038A1 (zh)

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110599944A (zh) * 2019-10-31 2019-12-20 Oppo广东移动通信有限公司 显示装置及电子设备
CN110648622A (zh) * 2019-10-31 2020-01-03 Oppo广东移动通信有限公司 显示装置及电子设备
CN110767662A (zh) * 2019-05-31 2020-02-07 昆山国显光电有限公司 显示基板、显示面板及显示装置
WO2020067611A1 (ko) * 2018-09-28 2020-04-02 삼성디스플레이 주식회사 유기 발광 표시 장치
CN111477676A (zh) * 2020-06-08 2020-07-31 京东方科技集团股份有限公司 显示面板及其制作方法和显示装置
CN111489681A (zh) * 2020-05-18 2020-08-04 Oppo广东移动通信有限公司 显示面板及电子设备
CN111833796A (zh) * 2020-07-23 2020-10-27 Oppo广东移动通信有限公司 显示屏、终端及显示方法
CN111916486A (zh) * 2020-08-27 2020-11-10 武汉天马微电子有限公司 显示面板及显示装置

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102197626B1 (ko) * 2015-01-06 2021-01-04 삼성디스플레이 주식회사 표시장치
CN117037712A (zh) * 2020-11-27 2023-11-10 京东方科技集团股份有限公司 显示基板以及显示装置

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2020067611A1 (ko) * 2018-09-28 2020-04-02 삼성디스플레이 주식회사 유기 발광 표시 장치
CN110767662A (zh) * 2019-05-31 2020-02-07 昆山国显光电有限公司 显示基板、显示面板及显示装置
CN110599944A (zh) * 2019-10-31 2019-12-20 Oppo广东移动通信有限公司 显示装置及电子设备
CN110648622A (zh) * 2019-10-31 2020-01-03 Oppo广东移动通信有限公司 显示装置及电子设备
CN111489681A (zh) * 2020-05-18 2020-08-04 Oppo广东移动通信有限公司 显示面板及电子设备
CN111477676A (zh) * 2020-06-08 2020-07-31 京东方科技集团股份有限公司 显示面板及其制作方法和显示装置
CN111833796A (zh) * 2020-07-23 2020-10-27 Oppo广东移动通信有限公司 显示屏、终端及显示方法
CN111916486A (zh) * 2020-08-27 2020-11-10 武汉天马微电子有限公司 显示面板及显示装置

Also Published As

Publication number Publication date
CN115244604A (zh) 2022-10-25
US20220406979A1 (en) 2022-12-22

Similar Documents

Publication Publication Date Title
JP7422869B2 (ja) アレイ基板、表示パネル、スプライシング表示パネル、及び表示駆動方法
US10761632B2 (en) Display device with touch sensor for suppressing deterioration of image quality caused by capacitor in touch sensor unit and method for manufacturing same
WO2020156057A1 (zh) 显示器及其显示面板
US9892672B2 (en) Transparent display device and transparent display panel
WO2021027109A1 (zh) 显示面板及显示装置
EP3284105B1 (en) Organic light-emitting diode array substrate, method of manufacturing the same, and related display apparatus
CN107562270B (zh) 一种触控显示面板及显示装置
TWI725671B (zh) 顯示面板
WO2020259030A1 (zh) 显示面板及其制造方法和显示装置
KR20120012741A (ko) 액정표시장치
WO2022166299A1 (zh) 显示基板及显示装置
US10084025B2 (en) Color filter substrate and display device having the same
WO2021227025A1 (zh) 一种显示面板及其制作方法、显示装置
JP3183253U (ja) タッチ表示装置
KR20230173729A (ko) 표시 패널 및 표시 장치
WO2022134038A1 (zh) 显示面板及显示装置
US20240114731A1 (en) Display panel and display device
WO2023039887A1 (zh) 显示基板及显示装置
WO2023142044A1 (zh) 显示基板
WO2023165016A1 (zh) 显示面板及显示装置
WO2023226701A1 (zh) 显示基板、显示装置以及显示基板的制造方法
WO2023206129A1 (zh) 显示基板和显示装置
WO2023092512A1 (zh) 显示基板及显示装置
WO2024036620A1 (zh) 一种显示面板、其维修方法及显示装置
WO2024000808A1 (zh) 显示基板和显示装置

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 20966603

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

32PN Ep: public notification in the ep bulletin as address of the adressee cannot be established

Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM1205A DATED 24.10.2023)