WO2022011191A1 - Indicating a probing target for a fabricated electronic circuit - Google Patents

Indicating a probing target for a fabricated electronic circuit Download PDF

Info

Publication number
WO2022011191A1
WO2022011191A1 PCT/US2021/040964 US2021040964W WO2022011191A1 WO 2022011191 A1 WO2022011191 A1 WO 2022011191A1 US 2021040964 W US2021040964 W US 2021040964W WO 2022011191 A1 WO2022011191 A1 WO 2022011191A1
Authority
WO
WIPO (PCT)
Prior art keywords
probing target
fabricated circuit
network node
probing
desired network
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2021/040964
Other languages
French (fr)
Inventor
David Everett BURGESS
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tektronix Inc
Original Assignee
Tektronix Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tektronix Inc filed Critical Tektronix Inc
Priority to DE112021003676.9T priority Critical patent/DE112021003676T5/en
Priority to CN202180049130.2A priority patent/CN115843466B/en
Priority to JP2023501453A priority patent/JP2023534201A/en
Publication of WO2022011191A1 publication Critical patent/WO2022011191A1/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2801Testing of printed circuits, backplanes, motherboards, hybrid circuits or carriers for multichip packages [MCP]
    • G01R31/2818Testing of printed circuits, backplanes, motherboards, hybrid circuits or carriers for multichip packages [MCP] using test structures on, or modifications of, the card under test, made for the purpose of testing, e.g. additional components or connectors
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06VIMAGE OR VIDEO RECOGNITION OR UNDERSTANDING
    • G06V20/00Scenes; Scene-specific elements
    • G06V20/60Type of objects
    • G06V20/64Three-dimensional [3D] objects
    • G06V20/653Three-dimensional [3D] objects by matching three-dimensional models, e.g. conformal mapping of Riemann surfaces
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01NINVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIR CHEMICAL OR PHYSICAL PROPERTIES
    • G01N21/00Investigating or analysing materials by the use of optical means, i.e. using sub-millimetre waves, infrared, visible or ultraviolet light
    • G01N21/84Systems specially adapted for particular applications
    • G01N21/88Investigating the presence of flaws or contamination
    • G01N21/95Investigating the presence of flaws or contamination characterised by the material or shape of the object to be examined
    • G01N21/9501Semiconductor wafers
    • G01N21/9503Wafer edge inspection
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06VIMAGE OR VIDEO RECOGNITION OR UNDERSTANDING
    • G06V20/00Scenes; Scene-specific elements
    • G06V20/20Scenes; Scene-specific elements in augmented reality scenes
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P74/00Testing or measuring during manufacture or treatment of wafers, substrates or devices
    • H10P74/20Testing or measuring during manufacture or treatment of wafers, substrates or devices characterised by the properties tested or measured, e.g. structural or electrical properties
    • H10P74/203Structural properties, e.g. testing or measuring thicknesses, line widths, warpage, bond strengths or physical defects

Definitions

  • the subject matter is related to a system and methods for indicating a probing target for a fabricated electronic circuit.
  • the process of identifying a location to probe an electronic circuit to determine what signals are on a particular portion of the circuit is a multi-step process that previously required (a) identifying the network node in the circuit schematic, (b) identifying, on the printed circuit assembly layout, a portion of the network node that can be accessed with a probing device, and (c) then probing the desired network node while the circuit is operating to see if it matches expected operations.
  • This process can be laborious and time consuming and can result in probing the wrong portion of the circuit.
  • FIG. 1 is a functional block diagram of an example configuration of components of a system configured to indicate a probing target for a fabricated electronic circuit.
  • FIG. 2 illustrates an example of a fabricated circuit.
  • FIG. 3 is a functional block diagram showing an example arrangement of functional components for aspects of a system configured to indicate a probing target for a fabricated electronic circuit.
  • FIG. 4 illustrates a method for indicating a probing target for a fabricated electronic circuit, according to an example configuration.
  • aspects are directed to methods for indicating a probing target for a fabricated electronic circuit.
  • configurations of the disclosed technology automate the process of locating the desired probing point for the fabricated circuit and indicating a probing target or providing a mechanical position based on the geometry of the circuit assembly and the manufacturing layout information used to create the assembly.
  • Configurations allow the user, or an automated process, to select a network node and provide a guiding indicator for attaching a probe.
  • FIG. 1 is a functional block diagram of an example configuration of components of a system 100 configured to indicate a probing target for a fabricated electronic circuit 201.
  • FIG. 2 illustrates an example of a fabricated circuit 201.
  • FIG. 3 is a functional block diagram showing an example arrangement of functional components for aspects of a system configured to indicate a probing target for a fabricated electronic circuit.
  • FIG. 4 illustrates a method 400 for indicating a probing target for a fabricated electronic circuit, according to an example configuration.
  • an electronic, three-dimensional model representation of a fabricated circuit 201 is generated from manufacturing layout information 302 for the fabricated circuit 201.
  • the three- dimensional model may be generated by a three-dimensional model generator303.
  • the manufacturing layout information 302 which is sometimes known as layout fabrication information, corresponds to a design schematic 301 for the fabricated circuit 201.
  • corresponding to means that, functionally, the manufacturing layout information 302 substantially matches the fabricated circuit 201.
  • substantially matches means largely or essentially equivalent, without requiring perfect identicalness.
  • a vision system 102 obtains visual environment information (information about the visual environment) for the fabricated circuit 201.
  • the vision system 102 may be, for example, part of an augmented reality system or a machine vision system.
  • the visual environment information may include the locations of one or more fiducial markers 202 for the fabricated circuit 201.
  • a scaler and mapper 305 may scale and orient the three-dimensional model of the fabricated circuit 201.
  • scaling and orienting the three-dimensional model may include using edge detecting methods and pattern matching techniques on the visual environment information to identify edges of the fabricated circuit 201 and patterns in the manufacturing layout information 302 (which is represented by the three-dimensional model) that can be matched to patterns in the visual environment information.
  • the three-dimensional model may be overlaid with the visual environment information to produce a correlated image, the correlated image being an image that includes the three-dimensional model and the visual environment information. Accordingly, the circuit nodes of the fabricated circuit 201 (which is represented by the three- dimensional model) are correlated with the visual environment of the fabricated circuit 102 (represented by the visual environment information) to allow accurate specification of probing points on the fabricated circuit 102.
  • a probing target is indicated.
  • the probing target corresponds to the desired network node of the fabricated circuit.
  • the probing target may be generated by a probing target generator 306.
  • the indication may be, as examples, a visual indication to a human operator or an electronic indication to an augmented reality functionality 105 or to an automated probing system 106. This indicating process 406 helps to ensure accurate probing of the circuit by clearly identifying the probing target to the human operator or other electronic system.
  • a test-and-measurement instrument 103 may obtain a measured waveform from the desired network node 203 of the fabricated circuit 201.
  • the test-and-measurement instrument 103 may comprise an oscilloscope.
  • a probe may be coupled between the desired network node 203 of the fabricated circuit 201 and the test-and-measurement instrument 103.
  • a determination may be made as to whether electrical connectivity exists between the desired network node 203 of the fabricated circuit 201 and the test-and-measurement instrument 103.
  • indicating the probing target includes visually displaying a probing target indicator in the correlated image.
  • the probing target indicator may be, for example, an arrow, a circle, an "X,” highlight, or other visual indication of the probing target.
  • the probing target indicator and the correlated image may be displayed, for example, on a display device 104 such as a computer display.
  • the process labeled 440 may include, as a sub-process, the process labeled 420, as discussed above.
  • the visual display of the probing target indicator may be changed to indicate the connectivity status.
  • changing the visual display of the probing target indicator to indicate the connectivity status includes changing a color of the probing target indicator. For example, if (at the process labeled 422) it is determined that electrical connectivity exists between the desired network node 203 of the fabricated circuit 201 and the test-and-measurement instrument 103, then the color of the probing target indicator (which is displayed on the correlated image) may change from red to green. Other colors could also be used.
  • changing the visual display of the probing target indicator to indicate the connectivity status includes changing a shape of the probing target indicator. For example, if (at the process labeled 422) it is determined that electrical connectivity exists between the desired network node 203 of the fabricated circuit 201 and the test-and-measurement instrument 103, then the shape of the probing target indicator (which is displayed on the correlated image) may change from a minus sign (-) to a plus sign (+). Other shapes could also be used. [0021] With particular reference to FIG.
  • augmented reality functionality 105 to virtually project a probing target indicator onto the fabricated circuit at a location corresponding to the desired network node 203 of the fabricated circuit 201.
  • three-dimensional mapping may be used to project a virtual target in an augmented reality environment. Accordingly, the human operator may visually observe (in the augmented reality environment) the probing target indicator, which would appear to be on the desired network node 203 of the fabricated circuit 201.
  • the process labeled 460 may include, as a sub-process, the process labeled 420, as discussed above.
  • the virtual projection of the probing target indicator may be changed to indicate the connectivity status.
  • changing the virtual projection of the probing target indicator to indicate the connectivity status includes changing a color or a shape of the probing target indicator.
  • the color of the probing target indicator may change from red to green, or the shape of the probing target indicator may change from a minus sign to a plus sign, if (at the process labeled 422) it is determined that electrical connectivity exists between the desired network node 203 of the fabricated circuit 201 and the test-and- measurement instrument 103.
  • Other colors or shapes could also be used.
  • the process labeled 480 (beginning with the sub-process labeled 481), indicating the probing target (at the process labeled 406) includes providing positioning information to an automated probing system 106.
  • the positioning information corresponds to a location of the desired network node 203 of the fabricated circuit 201.
  • the automated probing system 106 may be part of the test-and- measurement instrument 103 and may include, for example, a robotic arm, a three-axis positioning device, or another mechanical positioning device configured to position the probe coupled to the test-and-measurement instrument 103 with respect to the fabricated circuit 201.
  • the positioning information may include, for example, three-dimensional mapping to provide a mechanical location for the mechanical positioning device.
  • the process labeled 480 may include, as a sub-process, the process labeled 420, as discussed above.
  • the connectivity status may be provided to the automated probing system 106.
  • the connectivity status may be provided, for example, as feedback to confirm that the mechanical positioning device has correctly positioned the probe of the test-and-measurement instrument 103 with respect to the desired network node 203 of the fabricated circuit 201.
  • a processor such as the processor 101 depicted in FIG. 1, may be configured to interact with the vision system 102 and the test-and-measurement instrument 103.
  • the processor 101 may be configured to perform one or more of the processes illustrated in FIGs. 4A to 4D.
  • aspects may operate on a particularly created hardware, on firmware, digital signal processors, or on a specially programmed general-purpose computer including a processor operating according to programmed instructions.
  • controller or “processor” as used herein are intended to include microprocessors, microcomputers, ASICs, and dedicated hardware controllers.
  • One or more aspects may be embodied in computer- usable data and computer-executable instructions, such as in one or more program modules, executed by one or more computers (including monitoring modules), or other devices.
  • program modules include routines, programs, objects, components, data structures, etc. that perform particular tasks or implement particular abstract data types when executed by a processor in a computer or other device.
  • the computer executable instructions may be stored on a non-transitory computer readable medium such as a hard disk, optical disk, removable storage media, solid state memory, RAM, etc.
  • a non-transitory computer readable medium such as a hard disk, optical disk, removable storage media, solid state memory, RAM, etc.
  • the functionality of the program modules may be combined or distributed as desired in various configurations.
  • the functionality may be embodied in whole or in part in firmware or hardware equivalents such as integrated circuits, field programmable gate arrays (FPGA), and the like.
  • Particular data structures may be used to more effectively implement one or more aspects of the disclosed systems and methods, and such data structures are contemplated within the scope of computer executable instructions and computer-usable data described herein.
  • Example 1 includes a method for indicating a probing target for a fabricated electronic circuit, the method comprising: generating an electronic, three-dimensional model based on manufacturing layout information of a fabricated circuit; obtaining, with a vision system, visual environment information for the fabricated circuit; scaling and orienting the three-dimensional model by a scaler and mapper based on the visual environment information; overlaying the three-dimensional model with the visual environment information to produce a correlated image; obtaining an identification of a desired network node of the fabricated circuit; and indicating a probing target, the probing target corresponding to the desired network node of the fabricated circuit.
  • Example 2 includes the method of Example 1, in which obtaining visual environment information for the fabricated circuit includes obtaining locations of one or more fiducial markers for the fabricated circuit.
  • Example 3 includes the method of any of Examples 1-2, in which scaling and orienting the three-dimensional model includes edge detecting and pattern matching.
  • Example 4 includes the method of any of Examples 1-3, further comprising: coupling a probe between the desired network node of the fabricated circuit and a test-and- measurement instrument; and determining whether electrical connectivity exists between the desired network node of the fabricated circuit and the test-and-measurement instrument.
  • Example 5 includes the method of any of Examples 1-4, in which indicating the probing target comprises visually displaying a probing target indicator in the correlated image.
  • Example 6 includes the method of Example 5, further comprising: coupling a probe of a test-and-measurement instrument to the desired network node of the fabricated circuit; determining a connectivity status, the connectivity status being whether electrical connectivity exists between the desired network node of the fabricated circuit and the test-and- measurement instrument; and changing the visual display of the probing target indicator to indicate the connectivity status.
  • Example 7 includes the method of Example 6, in which changing the visual display of the probing target indicator to indicate the connectivity status comprises changing at least one of a color of the probing target indicator and a shape of the probing target indicator.
  • Example 8 includes the method of any of Examples 1-7, in which indicating the probing target comprises using augmented reality to virtually project a probing target indicator onto the fabricated circuit at a location corresponding to the desired network node of the fabricated circuit.
  • Example 9 includes the method of Example 8, further comprising: coupling a probe between the desired network node of the fabricated circuit and a test-and-measurement instrument; determining a connectivity status, the connectivity status being whether electrical connectivity exists between the desired network node of the fabricated circuit and the test- and-measurement instrument; and changing the virtual projection of the probing target indicator to indicate the connectivity status.
  • Example 10 includes the method of Example 9, in which changing the virtual projection of the probing target indicator to indicate the connectivity status comprises changing at least one of a color of the probing target indicator and a shape of the probing target indicator.
  • Example 11 includes the method of any of Examples 1-10, in which indicating the probing target comprises providing positioning information to an automated probing system, the positioning information corresponding to a location of the desired network node of the fabricated circuit.
  • Example 12 includes the method of Example 11, further comprising: coupling a probe between the desired network node of the fabricated circuit and a test-and-measurement instrument; determining a connectivity status, the connectivity status being whether electrical connectivity exists between the desired network node of the fabricated circuit and the test- and-measurement instrument; and providing the connectivity status to the automated probing system.
  • Example 13 includes the method of any of Examples 1-12, further comprising obtaining, with the test-and-measurement instrument, a measured waveform from the desired network node of the fabricated circuit.
  • Example 14 includes a non-transitory computer-readable medium having computer- executable instructions stored thereon that, in response to execution by a computing device, cause the computing device to perform operations, the operations comprising: generating an electronic, three-dimensional model based on manufacturing layout information of a fabricated circuit; obtaining, from a vision system, visual environment information for the fabricated circuit; scaling and orienting the three-dimensional model based on the visual environment information; overlaying the three-dimensional model with the visual environment information to produce a correlated image; obtaining an identification of a desired network node of the fabricated circuit; and indicating a probing target, the probing target corresponding to the desired network node of the fabricated circuit.
  • Example 15 includes the non-transitory computer-readable medium of Example 14, in which obtaining visual environment information for the fabricated circuit includes obtaining locations of one or more fiducial markers for the fabricated circuit.
  • Example 16 includes the non-transitory computer-readable medium of any of Examples 14-15, in which scaling and orienting the manufacturing layout information includes performing an edge detection function and a pattern matching function.
  • Example 17 includes the non-transitory computer-readable medium of Example 14, in which indicating the probing target comprises causing a computer display to visually display a probing target indicator in the correlated image.
  • Example 18 includes the non-transitory computer-readable medium of Example 17, further comprising: determining a connectivity status, the connectivity status being whether electrical connectivity exists between the desired network node of the fabricated circuit and a test-and-measurement instrument; and changing the visual display of the probing target indicator to indicate the connectivity status.
  • Example 19 includes the non-transitory computer-readable medium of Example 18, in which changing the visual display of the probing target indicator to indicate the connectivity status comprises changing at least one of a color of the probing target indicator and a shape of the probing target indicator.
  • Example 20 includes the non-transitory computer-readable medium of any of Examples 14-19, in which indicating the probing target comprises causing an augmented reality device to virtually project a probing target indicator onto the fabricated circuit at a location corresponding to the desired network node of the fabricated circuit.
  • Example 21 includes the non-transitory computer-readable medium of Example 20, further comprising: determining a connectivity status, the connectivity status being whether electrical connectivity exists between the desired network node of the fabricated circuit and a test-and-measurement instrument; and causing the augmented reality device to change the virtual projection of the probing target indicator to indicate the connectivity status.
  • Example 22 includes the non-transitory computer-readable medium of Example 21, in which causing the augmented reality device to change the virtual projection of the probing target indicator to indicate the connectivity status comprises causing the augmented reality device to change at least one of a color of the probing target indicator and a shape of the probing target indicator.
  • Example 23 includes the non-transitory computer-readable medium of any of Examples 14-22, in which indicating the probing target comprises providing positioning information to an automated probing system, the positioning information corresponding to a location of the desired network node of the fabricated circuit.
  • Example 24 includes the non-transitory computer-readable medium of Example 23, further comprising: determining a connectivity status, the connectivity status being whether electrical connectivity exists between the desired network node of the fabricated circuit and a test-and-measurement instrument; and providing the connectivity status to the automated probing system.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Multimedia (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Analytical Chemistry (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Pathology (AREA)
  • Health & Medical Sciences (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • Chemical & Material Sciences (AREA)
  • Computer Hardware Design (AREA)
  • Biochemistry (AREA)
  • General Health & Medical Sciences (AREA)
  • Immunology (AREA)
  • Software Systems (AREA)
  • Tests Of Electronic Circuits (AREA)
  • User Interface Of Digital Computer (AREA)

Abstract

A method for indicating a probing target for a fabricated electronic circuit including: generating an electronic, three-dimensional model based on manufacturing layout information of a fabricated circuit; obtaining, with a vision system, visual environment information for the fabricated circuit; scaling and orienting the three-dimensional model by a scaler and mapper based on the visual environment information; overlaying the three-dimensional model with the visual environment information to produce a correlated image; obtaining an identification of a desired network node of the fabricated circuit; and indicating a probing target, the probing target corresponding to the desired network node of the fabricated circuit.

Description

INDICATING A PROBING TARGET FOR A FABRICATED ELECTRONIC CIRCUIT
CROSS-REFERENCES TO RELATED APPLICATIONS [0001] This patent application claims the benefit of provisional Application No. 63/050,053 filed July 9, 2020. That application is incorporated into the present disclosure by this reference.
TECHNICAL FIELD
[0002] The subject matter is related to a system and methods for indicating a probing target for a fabricated electronic circuit.
BACKGROUND
[0003] The process of identifying a location to probe an electronic circuit to determine what signals are on a particular portion of the circuit (i.e. a network node) is a multi-step process that previously required (a) identifying the network node in the circuit schematic, (b) identifying, on the printed circuit assembly layout, a portion of the network node that can be accessed with a probing device, and (c) then probing the desired network node while the circuit is operating to see if it matches expected operations. This process can be laborious and time consuming and can result in probing the wrong portion of the circuit.
[0004] Configurations of the disclosed technology address shortcomings in the prior art.
BRIEF DESCRIPTION OF THE DRAWINGS
[0005] FIG. 1 is a functional block diagram of an example configuration of components of a system configured to indicate a probing target for a fabricated electronic circuit.
[0006] FIG. 2 illustrates an example of a fabricated circuit.
[0007] FIG. 3 is a functional block diagram showing an example arrangement of functional components for aspects of a system configured to indicate a probing target for a fabricated electronic circuit. [0008] FIG. 4 illustrates a method for indicating a probing target for a fabricated electronic circuit, according to an example configuration.
DETAILED DESCRIPTION
[0009] As described in this disclosure, aspects are directed to methods for indicating a probing target for a fabricated electronic circuit. Hence, configurations of the disclosed technology automate the process of locating the desired probing point for the fabricated circuit and indicating a probing target or providing a mechanical position based on the geometry of the circuit assembly and the manufacturing layout information used to create the assembly. Configurations allow the user, or an automated process, to select a network node and provide a guiding indicator for attaching a probe.
[0010] FIG. 1 is a functional block diagram of an example configuration of components of a system 100 configured to indicate a probing target for a fabricated electronic circuit 201. FIG. 2 illustrates an example of a fabricated circuit 201. FIG. 3 is a functional block diagram showing an example arrangement of functional components for aspects of a system configured to indicate a probing target for a fabricated electronic circuit. FIG. 4 illustrates a method 400 for indicating a probing target for a fabricated electronic circuit, according to an example configuration.
[0011] With reference to FIGs. 1-4, and particular reference to FIG. 4A, at the process labeled 401 an electronic, three-dimensional model representation of a fabricated circuit 201 is generated from manufacturing layout information 302 for the fabricated circuit 201. The three- dimensional model may be generated by a three-dimensional model generator303. The manufacturing layout information 302, which is sometimes known as layout fabrication information, corresponds to a design schematic 301 for the fabricated circuit 201. In this context, "corresponding to" means that, functionally, the manufacturing layout information 302 substantially matches the fabricated circuit 201. As used in this disclosure, "substantially matches" means largely or essentially equivalent, without requiring perfect identicalness.
[0012] At the process labeled 402, a vision system 102 obtains visual environment information (information about the visual environment) for the fabricated circuit 201. The vision system 102 may be, for example, part of an augmented reality system or a machine vision system. In configurations, the visual environment information may include the locations of one or more fiducial markers 202 for the fabricated circuit 201.
[0013] Using the visual environment information from the vision system 102, at the process labeled 403 a scaler and mapper 305 may scale and orient the three-dimensional model of the fabricated circuit 201. In configurations, scaling and orienting the three-dimensional model may include using edge detecting methods and pattern matching techniques on the visual environment information to identify edges of the fabricated circuit 201 and patterns in the manufacturing layout information 302 (which is represented by the three-dimensional model) that can be matched to patterns in the visual environment information.
[0014] At the process labeled 404, the three-dimensional model may be overlaid with the visual environment information to produce a correlated image, the correlated image being an image that includes the three-dimensional model and the visual environment information. Accordingly, the circuit nodes of the fabricated circuit 201 (which is represented by the three- dimensional model) are correlated with the visual environment of the fabricated circuit 102 (represented by the visual environment information) to allow accurate specification of probing points on the fabricated circuit 102.
[0015] At the process labeled 405, an identification of a desired network node 203 of the fabricated circuit 201 is obtained.
[0016] At the process labeled 406, a probing target is indicated. The probing target corresponds to the desired network node of the fabricated circuit. The probing target may be generated by a probing target generator 306. As described below, the indication may be, as examples, a visual indication to a human operator or an electronic indication to an augmented reality functionality 105 or to an automated probing system 106. This indicating process 406 helps to ensure accurate probing of the circuit by clearly identifying the probing target to the human operator or other electronic system.
[0017] In configurations, at the process labeled 407, a test-and-measurement instrument 103 may obtain a measured waveform from the desired network node 203 of the fabricated circuit 201. In configurations, the test-and-measurement instrument 103 may comprise an oscilloscope.
[0018] With particular reference to FIG. 4B, in configurations, at the process labeled 420 (beginning with the sub-process labeled 421), a probe may be coupled between the desired network node 203 of the fabricated circuit 201 and the test-and-measurement instrument 103. At the sub-process labeled 422, a determination may be made as to whether electrical connectivity exists between the desired network node 203 of the fabricated circuit 201 and the test-and-measurement instrument 103.
[0019] With particular reference to FIG. 4C, in configurations, at the process labeled 440 (beginning with the sub-process labeled 441), indicating the probing target (at the process labeled 406) includes visually displaying a probing target indicator in the correlated image. The probing target indicator may be, for example, an arrow, a circle, an "X," highlight, or other visual indication of the probing target. The probing target indicator and the correlated image may be displayed, for example, on a display device 104 such as a computer display.
[0020] As illustrated in FIG. 4C, the process labeled 440 may include, as a sub-process, the process labeled 420, as discussed above. At the process labeled 442, the visual display of the probing target indicator may be changed to indicate the connectivity status. In configurations, changing the visual display of the probing target indicator to indicate the connectivity status includes changing a color of the probing target indicator. For example, if (at the process labeled 422) it is determined that electrical connectivity exists between the desired network node 203 of the fabricated circuit 201 and the test-and-measurement instrument 103, then the color of the probing target indicator (which is displayed on the correlated image) may change from red to green. Other colors could also be used. In configurations, changing the visual display of the probing target indicator to indicate the connectivity status includes changing a shape of the probing target indicator. For example, if (at the process labeled 422) it is determined that electrical connectivity exists between the desired network node 203 of the fabricated circuit 201 and the test-and-measurement instrument 103, then the shape of the probing target indicator (which is displayed on the correlated image) may change from a minus sign (-) to a plus sign (+). Other shapes could also be used. [0021] With particular reference to FIG. 4D, in configurations, at the process labeled 460 (beginning with the sub-process labeled 461), indicating the probing target (at the process labeled 406) includes using augmented reality functionality 105 to virtually project a probing target indicator onto the fabricated circuit at a location corresponding to the desired network node 203 of the fabricated circuit 201. For example, three-dimensional mapping may be used to project a virtual target in an augmented reality environment. Accordingly, the human operator may visually observe (in the augmented reality environment) the probing target indicator, which would appear to be on the desired network node 203 of the fabricated circuit 201.
[0022] As illustrated in FIG. 4D, the process labeled 460 may include, as a sub-process, the process labeled 420, as discussed above. At the process labeled 462, the virtual projection of the probing target indicator may be changed to indicate the connectivity status. In configurations, changing the virtual projection of the probing target indicator to indicate the connectivity status includes changing a color or a shape of the probing target indicator. Hence, as noted above for other examples, the color of the probing target indicator may change from red to green, or the shape of the probing target indicator may change from a minus sign to a plus sign, if (at the process labeled 422) it is determined that electrical connectivity exists between the desired network node 203 of the fabricated circuit 201 and the test-and- measurement instrument 103. Other colors or shapes could also be used.
[0023] With particular reference to FIG. 4E, in configurations, at the process labeled 480 (beginning with the sub-process labeled 481), indicating the probing target (at the process labeled 406) includes providing positioning information to an automated probing system 106. The positioning information corresponds to a location of the desired network node 203 of the fabricated circuit 201. The automated probing system 106 may be part of the test-and- measurement instrument 103 and may include, for example, a robotic arm, a three-axis positioning device, or another mechanical positioning device configured to position the probe coupled to the test-and-measurement instrument 103 with respect to the fabricated circuit 201. The positioning information may include, for example, three-dimensional mapping to provide a mechanical location for the mechanical positioning device. [0024] As illustrated in FIG. 4E, the process labeled 480 may include, as a sub-process, the process labeled 420, as discussed above. At the process labeled 482, the connectivity status may be provided to the automated probing system 106. The connectivity status may be provided, for example, as feedback to confirm that the mechanical positioning device has correctly positioned the probe of the test-and-measurement instrument 103 with respect to the desired network node 203 of the fabricated circuit 201.
[0025] In configurations, a processor, such as the processor 101 depicted in FIG. 1, may be configured to interact with the vision system 102 and the test-and-measurement instrument 103. In configurations, the processor 101 may be configured to perform one or more of the processes illustrated in FIGs. 4A to 4D.
[0026] Furthermore, aspects may operate on a particularly created hardware, on firmware, digital signal processors, or on a specially programmed general-purpose computer including a processor operating according to programmed instructions. The terms "controller" or "processor" as used herein are intended to include microprocessors, microcomputers, ASICs, and dedicated hardware controllers. One or more aspects may be embodied in computer- usable data and computer-executable instructions, such as in one or more program modules, executed by one or more computers (including monitoring modules), or other devices. Generally, program modules include routines, programs, objects, components, data structures, etc. that perform particular tasks or implement particular abstract data types when executed by a processor in a computer or other device. The computer executable instructions may be stored on a non-transitory computer readable medium such as a hard disk, optical disk, removable storage media, solid state memory, RAM, etc. As will be appreciated by one of skill in the art, the functionality of the program modules may be combined or distributed as desired in various configurations. In addition, the functionality may be embodied in whole or in part in firmware or hardware equivalents such as integrated circuits, field programmable gate arrays (FPGA), and the like. Particular data structures may be used to more effectively implement one or more aspects of the disclosed systems and methods, and such data structures are contemplated within the scope of computer executable instructions and computer-usable data described herein. EXAMPLES
[0027] Illustrative examples of the disclosed technologies are provided below. A particular configuration of the technologies may include one or more, and any combination of, the examples described below.
[0028] Example 1 includes a method for indicating a probing target for a fabricated electronic circuit, the method comprising: generating an electronic, three-dimensional model based on manufacturing layout information of a fabricated circuit; obtaining, with a vision system, visual environment information for the fabricated circuit; scaling and orienting the three-dimensional model by a scaler and mapper based on the visual environment information; overlaying the three-dimensional model with the visual environment information to produce a correlated image; obtaining an identification of a desired network node of the fabricated circuit; and indicating a probing target, the probing target corresponding to the desired network node of the fabricated circuit.
[0029] Example 2 includes the method of Example 1, in which obtaining visual environment information for the fabricated circuit includes obtaining locations of one or more fiducial markers for the fabricated circuit.
[0030] Example 3 includes the method of any of Examples 1-2, in which scaling and orienting the three-dimensional model includes edge detecting and pattern matching.
[0031] Example 4 includes the method of any of Examples 1-3, further comprising: coupling a probe between the desired network node of the fabricated circuit and a test-and- measurement instrument; and determining whether electrical connectivity exists between the desired network node of the fabricated circuit and the test-and-measurement instrument.
[0032] Example 5 includes the method of any of Examples 1-4, in which indicating the probing target comprises visually displaying a probing target indicator in the correlated image.
[0033] Example 6 includes the method of Example 5, further comprising: coupling a probe of a test-and-measurement instrument to the desired network node of the fabricated circuit; determining a connectivity status, the connectivity status being whether electrical connectivity exists between the desired network node of the fabricated circuit and the test-and- measurement instrument; and changing the visual display of the probing target indicator to indicate the connectivity status.
[0034] Example 7 includes the method of Example 6, in which changing the visual display of the probing target indicator to indicate the connectivity status comprises changing at least one of a color of the probing target indicator and a shape of the probing target indicator.
[0035] Example 8 includes the method of any of Examples 1-7, in which indicating the probing target comprises using augmented reality to virtually project a probing target indicator onto the fabricated circuit at a location corresponding to the desired network node of the fabricated circuit.
[0036] Example 9 includes the method of Example 8, further comprising: coupling a probe between the desired network node of the fabricated circuit and a test-and-measurement instrument; determining a connectivity status, the connectivity status being whether electrical connectivity exists between the desired network node of the fabricated circuit and the test- and-measurement instrument; and changing the virtual projection of the probing target indicator to indicate the connectivity status.
[0037] Example 10 includes the method of Example 9, in which changing the virtual projection of the probing target indicator to indicate the connectivity status comprises changing at least one of a color of the probing target indicator and a shape of the probing target indicator.
[0038] Example 11 includes the method of any of Examples 1-10, in which indicating the probing target comprises providing positioning information to an automated probing system, the positioning information corresponding to a location of the desired network node of the fabricated circuit.
[0039] Example 12 includes the method of Example 11, further comprising: coupling a probe between the desired network node of the fabricated circuit and a test-and-measurement instrument; determining a connectivity status, the connectivity status being whether electrical connectivity exists between the desired network node of the fabricated circuit and the test- and-measurement instrument; and providing the connectivity status to the automated probing system.
[0040] Example 13 includes the method of any of Examples 1-12, further comprising obtaining, with the test-and-measurement instrument, a measured waveform from the desired network node of the fabricated circuit.
[0041] Example 14 includes a non-transitory computer-readable medium having computer- executable instructions stored thereon that, in response to execution by a computing device, cause the computing device to perform operations, the operations comprising: generating an electronic, three-dimensional model based on manufacturing layout information of a fabricated circuit; obtaining, from a vision system, visual environment information for the fabricated circuit; scaling and orienting the three-dimensional model based on the visual environment information; overlaying the three-dimensional model with the visual environment information to produce a correlated image; obtaining an identification of a desired network node of the fabricated circuit; and indicating a probing target, the probing target corresponding to the desired network node of the fabricated circuit.
[0042] Example 15 includes the non-transitory computer-readable medium of Example 14, in which obtaining visual environment information for the fabricated circuit includes obtaining locations of one or more fiducial markers for the fabricated circuit.
[0043] Example 16 includes the non-transitory computer-readable medium of any of Examples 14-15, in which scaling and orienting the manufacturing layout information includes performing an edge detection function and a pattern matching function.
[0044] Example 17 includes the non-transitory computer-readable medium of Example 14, in which indicating the probing target comprises causing a computer display to visually display a probing target indicator in the correlated image.
[0045] Example 18 includes the non-transitory computer-readable medium of Example 17, further comprising: determining a connectivity status, the connectivity status being whether electrical connectivity exists between the desired network node of the fabricated circuit and a test-and-measurement instrument; and changing the visual display of the probing target indicator to indicate the connectivity status.
[0046] Example 19 includes the non-transitory computer-readable medium of Example 18, in which changing the visual display of the probing target indicator to indicate the connectivity status comprises changing at least one of a color of the probing target indicator and a shape of the probing target indicator. Example 20 includes the non-transitory computer-readable medium of any of Examples 14-19, in which indicating the probing target comprises causing an augmented reality device to virtually project a probing target indicator onto the fabricated circuit at a location corresponding to the desired network node of the fabricated circuit.
[0047] Example 21 includes the non-transitory computer-readable medium of Example 20, further comprising: determining a connectivity status, the connectivity status being whether electrical connectivity exists between the desired network node of the fabricated circuit and a test-and-measurement instrument; and causing the augmented reality device to change the virtual projection of the probing target indicator to indicate the connectivity status.
[0048] Example 22 includes the non-transitory computer-readable medium of Example 21, in which causing the augmented reality device to change the virtual projection of the probing target indicator to indicate the connectivity status comprises causing the augmented reality device to change at least one of a color of the probing target indicator and a shape of the probing target indicator.
[0049] Example 23 includes the non-transitory computer-readable medium of any of Examples 14-22, in which indicating the probing target comprises providing positioning information to an automated probing system, the positioning information corresponding to a location of the desired network node of the fabricated circuit.
[0050] Example 24 includes the non-transitory computer-readable medium of Example 23, further comprising: determining a connectivity status, the connectivity status being whether electrical connectivity exists between the desired network node of the fabricated circuit and a test-and-measurement instrument; and providing the connectivity status to the automated probing system. [0051]
[0052] The previously described versions of the disclosed subject matter have many advantages that were either described or would be apparent to a person of ordinary skill. Even so, all of these advantages or features are not required in all versions of the disclosed apparatus, systems, or methods.
[0053] Additionally, this written description makes reference to particular features. It is to be understood that the disclosure in this specification includes all possible combinations of those particular features. For example, where a particular feature is disclosed in the context of a particular example configuration, that feature can also be used, to the extent possible, in the context of other example configurations.
[0054] Also, when reference is made in this application to a method having two or more defined steps, processes, or operations, the defined steps, processes, or operations can be carried out in any order or simultaneously, unless the context excludes those possibilities.
[0055] Furthermore, the term "comprises" and its grammatical equivalents are used in this application to mean that other components, features, steps, processes, operations, etc. are optionally present. For example, an article "comprising" or "which comprises" components A, B, and C can contain only components A, B, and C, or it can contain components A, B, and C along with one or more other components.
[0056] Although specific example configurations have been described for purposes of illustration, it will be understood that various modifications may be made without departing from the spirit and scope of the disclosure.

Claims

CLAIMS: I (or we) claim:
1. A method for indicating a probing target for a fabricated electronic circuit, the method comprising: generating an electronic, three-dimensional model based on manufacturing layout information of a fabricated circuit; obtaining, with a vision system, visual environment information for the fabricated circuit; scaling and orienting the three-dimensional model by a scaler and mapper based on the visual environment information; overlaying the three-dimensional model with the visual environment information to produce a correlated image; obtaining an identification of a desired network node of the fabricated circuit; and indicating a probing target, the probing target corresponding to the desired network node of the fabricated circuit.
2. The method of claim 1, in which obtaining visual environment information for the fabricated circuit includes obtaining locations of one or more fiducial markers for the fabricated circuit.
3. The method of claim 1, in which scaling and orienting the three-dimensional model includes edge detecting and pattern matching.
4. The method of claim 1, further comprising: coupling a probe between the desired network node of the fabricated circuit and a test- and-measurement instrument; and determining whether electrical connectivity exists between the desired network node of the fabricated circuit and the test-and-measurement instrument.
5. The method of claim 1, in which indicating the probing target comprises visually displaying a probing target indicator in the correlated image.
6. The method of claim 5, further comprising: coupling a probe between the desired network node of the fabricated circuit and a test- and-measurement instrument; determining a connectivity status, the connectivity status being whether electrical connectivity exists between the desired network node of the fabricated circuit and the test- and-measurement instrument; and changing the visual display of the probing target indicator to indicate the connectivity status.
7. The method of claim 6, in which changing the visual display of the probing target indicator to indicate the connectivity status comprises changing at least one of a color of the probing target indicator and a shape of the probing target indicator.
8. The method of claim 1, in which indicating the probing target comprises using augmented reality to virtually project a probing target indicator onto the fabricated circuit at a location corresponding to the desired network node of the fabricated circuit.
9. The method of claim 8, further comprising: coupling a probe between the desired network node of the fabricated circuit and a test- and-measurement instrument; determining a connectivity status, the connectivity status being whether electrical connectivity exists between the desired network node of the fabricated circuit and the test- and-measurement instrument; and changing the virtual projection of the probing target indicator to indicate the connectivity status.
10. The method of claim 9, in which changing the virtual projection of the probing target indicator to indicate the connectivity status comprises changing at least one of a color of the probing target indicator and a shape of the probing target indicator.
IB
11. The method of claim 1, in which indicating the probing target comprises providing positioning information to an automated probing system, the positioning information corresponding to a location of the desired network node of the fabricated circuit.
12. The method of claim 11, further comprising: coupling a probe between the desired network node of the fabricated circuit and a test- and-measurement instrument; determining a connectivity status, the connectivity status being whether electrical connectivity exists between the desired network node of the fabricated circuit and the test- and-measurement instrument; and providing the connectivity status to the automated probing system.
IB. The method of claim 1, further comprising obtaining, with the test-and-measurement instrument, a measured waveform from the desired network node of the fabricated circuit.
14. A non-transitory computer-readable medium having computer-executable instructions stored thereon that, in response to execution by a computing device, cause the computing device to perform operations, the operations comprising: generating an electronic, three-dimensional model based on manufacturing layout information of a fabricated circuit; obtaining, from a vision system, visual environment information for the fabricated circuit; scaling and orienting the three-dimensional model based on the visual environment information; overlaying the three-dimensional model with the visual environment information to produce a correlated image; obtaining an identification of a desired network node of the fabricated circuit; and indicating a probing target, the probing target corresponding to the desired network node of the fabricated circuit.
15. The non-transitory computer-readable medium of claim 14, in which obtaining visual environment information for the fabricated circuit includes obtaining locations of one or more fiducial markers for the fabricated circuit.
16. The non-transitory computer-readable medium of claim 14, in which scaling and orienting the manufacturing layout information includes performing an edge detection function and a pattern matching function.
17. The non-transitory computer-readable medium of claim 14, in which indicating the probing target comprises causing a computer display to visually display a probing target indicator in the correlated image.
18. The non-transitory computer-readable medium of claim 17, further comprising: determining a connectivity status, the connectivity status being whether electrical connectivity exists between the desired network node of the fabricated circuit and a test-and- measurement instrument; and changing the visual display of the probing target indicator to indicate the connectivity status.
19. The non-transitory computer-readable medium of claim 18, in which changing the visual display of the probing target indicator to indicate the connectivity status comprises changing at least one of a color of the probing target indicator and a shape of the probing target indicator.
20. The non-transitory computer-readable medium of claim 14, in which indicating the probing target comprises causing an augmented reality device to virtually project a probing target indicator onto the fabricated circuit at a location corresponding to the desired network node of the fabricated circuit.
21. The non-transitory computer-readable medium of claim 20, further comprising: determining a connectivity status, the connectivity status being whether electrical connectivity exists between the desired network node of the fabricated circuit and a test-and- measurement instrument; and causing the augmented reality device to change the virtual projection of the probing target indicator to indicate the connectivity status.
22. The non-transitory computer-readable medium of claim 21, in which causing the augmented reality device to change the virtual projection of the probing target indicator to indicate the connectivity status comprises causing the augmented reality device to change at least one of a color of the probing target indicator and a shape of the probing target indicator.
23. The non-transitory computer-readable medium of claim 14, in which indicating the probing target comprises providing positioning information to an automated probing system, the positioning information corresponding to a location of the desired network node of the fabricated circuit.
24. The non-transitory computer-readable medium of claim 23, further comprising: determining a connectivity status, the connectivity status being whether electrical connectivity exists between the desired network node of the fabricated circuit and a test-and- measurement instrument; and providing the connectivity status to the automated probing system.
PCT/US2021/040964 2020-07-09 2021-07-08 Indicating a probing target for a fabricated electronic circuit Ceased WO2022011191A1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
DE112021003676.9T DE112021003676T5 (en) 2020-07-09 2021-07-08 SPECIFICATION OF AN EXPLORATION TARGET FOR A MANUFACTURED ELECTRONIC CIRCUIT
CN202180049130.2A CN115843466B (en) 2020-07-09 2021-07-08 Indicates detection targets for manufacturing electronic circuits
JP2023501453A JP2023534201A (en) 2020-07-09 2021-07-08 Indicate probing targets for manufactured electronic circuits

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US202063050053P 2020-07-09 2020-07-09
US63/050,053 2020-07-09
US17/370,958 2021-07-08
US17/370,958 US11714121B2 (en) 2020-07-09 2021-07-08 Indicating a probing target for a fabricated electronic circuit

Publications (1)

Publication Number Publication Date
WO2022011191A1 true WO2022011191A1 (en) 2022-01-13

Family

ID=79552710

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2021/040964 Ceased WO2022011191A1 (en) 2020-07-09 2021-07-08 Indicating a probing target for a fabricated electronic circuit

Country Status (4)

Country Link
US (1) US11714121B2 (en)
JP (1) JP2023534201A (en)
DE (1) DE112021003676T5 (en)
WO (1) WO2022011191A1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE112021003675T5 (en) * 2020-07-09 2023-05-04 Tektronix, Inc. ELECTRONIC SIGNAL VERIFICATION WITH A TRANSLATED SIMULATED WAVEFORM
WO2026069116A1 (en) * 2024-09-25 2026-04-02 Politecnico Di Torino Method for testing a pcb through the use of augmented reality, related algorithm and augmented reality application

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08262114A (en) * 1995-03-23 1996-10-11 Hioki Ee Corp Method for controlling probe movement in circuit board inspection apparatus
JPH11345883A (en) * 1998-05-29 1999-12-14 Nec Corp Method and device for inspecting layout of semiconductor integrated circuit
US20010005815A1 (en) * 1998-10-15 2001-06-28 Immersion Corporation Component position verification using a position tracking device
US20150007121A1 (en) * 2013-06-29 2015-01-01 Synopsys, Inc. Chip cross-section identification and rendering during failure analysis
US20200064372A1 (en) * 2017-02-27 2020-02-27 Posit Systems Ltd. Robot-assisted hardware testing

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05102259A (en) * 1991-10-03 1993-04-23 Fujitsu Ltd Device for finding magnification of secondary electron image
JPH05335389A (en) * 1992-06-03 1993-12-17 Fujitsu Ltd Bonding wire inspection device
JPH0696214A (en) * 1992-09-10 1994-04-08 Fujitsu Ltd Pattern matching method
JPH0850163A (en) * 1994-08-05 1996-02-20 Mitsubishi Electric Corp Probing equipment
JP3603394B2 (en) * 1995-07-19 2004-12-22 富士通株式会社 Verification method and verification method in LSI development
JP2000088925A (en) * 1998-09-14 2000-03-31 Toshiba Corp Method and apparatus for identifying fault location of semiconductor device
US20040015079A1 (en) * 1999-06-22 2004-01-22 Teratech Corporation Ultrasound probe with integrated electronics
US7135344B2 (en) * 2003-07-11 2006-11-14 Applied Materials, Israel, Ltd. Design-based monitoring
US8041103B2 (en) * 2005-11-18 2011-10-18 Kla-Tencor Technologies Corp. Methods and systems for determining a position of inspection data in design data space
US8422825B1 (en) * 2008-11-05 2013-04-16 Hover Inc. Method and system for geometry extraction, 3D visualization and analysis using arbitrary oblique imagery
WO2013051204A1 (en) * 2011-10-03 2013-04-11 パナソニック株式会社 Device for assisting in operation verification and method for assisting in operation verification
US9864909B2 (en) * 2014-04-25 2018-01-09 Huntington Ingalls Incorporated System and method for using augmented reality display in surface treatment procedures
US10782657B2 (en) * 2014-05-27 2020-09-22 Ultrahaptics IP Two Limited Systems and methods of gestural interaction in a pervasive computing environment
EP3639042A1 (en) * 2017-06-16 2020-04-22 Tektronix, Inc. Test and measurement devices, systems and methods associated with augmented reality
US12135353B2 (en) * 2019-11-15 2024-11-05 Tektronix, Inc. Indirect acquisition of a signal from a device under test
DE112021003675T5 (en) * 2020-07-09 2023-05-04 Tektronix, Inc. ELECTRONIC SIGNAL VERIFICATION WITH A TRANSLATED SIMULATED WAVEFORM

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08262114A (en) * 1995-03-23 1996-10-11 Hioki Ee Corp Method for controlling probe movement in circuit board inspection apparatus
JPH11345883A (en) * 1998-05-29 1999-12-14 Nec Corp Method and device for inspecting layout of semiconductor integrated circuit
US20010005815A1 (en) * 1998-10-15 2001-06-28 Immersion Corporation Component position verification using a position tracking device
US20150007121A1 (en) * 2013-06-29 2015-01-01 Synopsys, Inc. Chip cross-section identification and rendering during failure analysis
US20200064372A1 (en) * 2017-02-27 2020-02-27 Posit Systems Ltd. Robot-assisted hardware testing

Also Published As

Publication number Publication date
JP2023534201A (en) 2023-08-08
US11714121B2 (en) 2023-08-01
DE112021003676T5 (en) 2023-05-04
US20220026483A1 (en) 2022-01-27

Similar Documents

Publication Publication Date Title
CN115843466B (en) Indicates detection targets for manufacturing electronic circuits
US8825452B2 (en) Model producing apparatus, model producing method, and computer-readable recording medium in which model producing program is stored
US11714121B2 (en) Indicating a probing target for a fabricated electronic circuit
CN114246556B (en) Positioning method, apparatus and storage medium for near-infrared brain function imaging device
JP2001507614A (en) Bone segment navigation system
CN110446932A (en) Robot-assisted hardware testing
CA2556082A1 (en) Accuracy evaluation of video-based augmented reality enhanced surgical navigation systems
US20090310832A1 (en) Medical Image Processing Method
US12135353B2 (en) Indirect acquisition of a signal from a device under test
EP3848899B1 (en) Technique of determining a pose of a surgical registration device
TW201504646A (en) Signal integrity automatic test system and method
KR101750521B1 (en) Method and apparatus for inspecting a substrate
JPH09128549A (en) Relative position attitude detecting method for robot system
AU2024361746A1 (en) Systems and methods for improved stereotactic localization
JP2017146228A (en) Welding position inspection system
DE102012202279B4 (en) Ensuring a test cover during a manual inspection
CN120428219A (en) Method, device and equipment for collecting dynamic posture information in human-machine operation environment
CN115761465A (en) Auxiliary method, system and device for power operation in underwater environment
WO2025100154A1 (en) Gear tooth contact inspection device and method
TWI832564B (en) Accuracy measurement method, computing device and autonomous mobile vehicle
JP2023100502A (en) Inspection system and inspection method
CN106725770A (en) A kind of method of the percutaneous intervening equipment geometry of fast registration
JPH08314997A (en) Multidimensional coordinate measuring system and method for teaching measurement information
CN224121957U (en) Dynamic positioning accuracy test fixture based on operation navigation system
CN118392029B (en) An AR-based method, system, equipment, and medium for detecting countersinking holes.

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 21836903

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 2023501453

Country of ref document: JP

Kind code of ref document: A

122 Ep: pct application non-entry in european phase

Ref document number: 21836903

Country of ref document: EP

Kind code of ref document: A1

WWG Wipo information: grant in national office

Ref document number: 202180049130.2

Country of ref document: CN