WO2021230620A1 - Power module - Google Patents

Power module Download PDF

Info

Publication number
WO2021230620A1
WO2021230620A1 PCT/KR2021/005881 KR2021005881W WO2021230620A1 WO 2021230620 A1 WO2021230620 A1 WO 2021230620A1 KR 2021005881 W KR2021005881 W KR 2021005881W WO 2021230620 A1 WO2021230620 A1 WO 2021230620A1
Authority
WO
WIPO (PCT)
Prior art keywords
housing
ceramic substrate
terminal
power module
semiconductor chip
Prior art date
Application number
PCT/KR2021/005881
Other languages
French (fr)
Korean (ko)
Inventor
김종욱
Original Assignee
주식회사 아모센스
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 주식회사 아모센스 filed Critical 주식회사 아모센스
Publication of WO2021230620A1 publication Critical patent/WO2021230620A1/en

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K7/00Constructional details common to different types of electric apparatus
    • H05K7/14Mounting supporting structure in casing or on frame or rack
    • H05K7/1422Printed circuit boards receptacles, e.g. stacked structures, electronic circuit modules or box like frames
    • H05K7/1427Housings
    • H05K7/1432Housings specially adapted for power drive units or power converters
    • H05K7/14322Housings specially adapted for power drive units or power converters wherein the control and power circuits of a power converter are arranged within the same casing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/367Cooling facilitated by shape of device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3737Organic materials with or without a thermoconductive filler
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/40Mountings or securing means for detachable cooling or heating arrangements ; fixed by friction, plugs or springs
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/40Mountings or securing means for detachable cooling or heating arrangements ; fixed by friction, plugs or springs
    • H01L23/4006Mountings or securing means for detachable cooling or heating arrangements ; fixed by friction, plugs or springs with bolts or screws
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K7/00Constructional details common to different types of electric apparatus
    • H05K7/20Modifications to facilitate cooling, ventilating, or heating
    • H05K7/2089Modifications to facilitate cooling, ventilating, or heating for power electronics, e.g. for inverters for controlling motor

Definitions

  • the present invention relates to a power module, and more particularly, to a power module having improved performance by applying a high output power semiconductor chip.
  • the power module is used to supply high voltage current to drive motors such as hybrid vehicles and electric vehicles.
  • the double-sided cooling power module has a substrate on top and a bottom of a semiconductor chip, respectively, and a heat sink on the outer surface of the substrate, respectively.
  • the double-sided cooling power module has an excellent cooling performance compared to a single-sided cooling power module having a heat sink on one side, and thus its use is gradually increasing.
  • Double-sided cooling power modules used in electric vehicles, etc. have a power semiconductor chip such as silicon carbide (SiC) and gallium nitride (GaN) mounted between the two substrates. It is important to satisfy both high strength and high heat dissipation characteristics at the same time.
  • SiC silicon carbide
  • GaN gallium nitride
  • An object of the present invention is to provide a power module that has high strength and high heat dissipation characteristics, has excellent bonding characteristics, can reduce a volume by minimizing a current path, and can improve efficiency and performance.
  • Another object of the present invention is to provide a power module that improves heat dissipation efficiency by injecting and forming a material of a housing suitable for a heat dissipation structure.
  • Another object of the present invention is to provide a power module that improves heat dissipation efficiency by injecting and forming a material of a housing suitable for a heat dissipation structure.
  • the power module of the present invention has an empty space that is opened vertically in the center and has a housing made of a plastic material, and is located on both sides of the housing and made of a conductive metal. It includes a terminal, and the terminal is integrated with the housing through insert injection.
  • the housing has fastening holes formed at four corners, and fixing bolts for fixing the heat sink to the housing may be fastened to the fastening holes.
  • the terminal includes a second terminal positioned on the other side opposite to the first terminal positioned on one side of the housing, wherein one end of the first terminal and the second terminal is exposed to the empty space of the housing and the opposite end is the upper surface of the housing is exposed and a support hole may be formed.
  • a support bolt for connecting and fixing an external terminal may be fastened to the support hole.
  • At least one guide rib and a locking protrusion may be formed on the inner surface of the housing.
  • a heat sink having an edge joined to the lower surface of the housing and exposing the upper surface through an empty space of the housing, a lower ceramic substrate joined to the upper surface of the heat sink and disposed in the empty space of the housing, and spaced apart from the upper portion of the lower ceramic substrate It may include an upper ceramic substrate on which a semiconductor chip is mounted, and a PCB substrate spaced apart from the upper ceramic substrate and fixed to the housing by the clasp.
  • the PCB board may be formed with a guide groove through which the guide rib is guided around the outer surface and a guide groove through which the clasp passes and hangs.
  • the housing may be formed of a heat-dissipating plastic material, and the terminal may be formed of copper or a copper alloy.
  • the power module has an empty space that is opened vertically in the center, and includes a housing made of an injection material, and terminals located on both sides of the housing.
  • the housing may have fastening holes formed at four corners.
  • the terminal includes a first terminal positioned on one side of the housing and a second terminal positioned on the other side opposite to the first terminal, and the first terminal and the second terminal are a support bolt for connecting to an external terminal is fastened.
  • a ball may be formed.
  • the housing may be made of a heat-dissipating plastic material.
  • the housing may be made of an engineering plastic material.
  • the housing may be made of an insulating material.
  • a heat sink having an edge joined to the lower surface of the housing and exposing the upper surface through an empty space of the housing, a lower ceramic substrate joined to the upper surface of the heat sink and disposed in the empty space of the housing, and spaced apart from the upper portion of the lower ceramic substrate It may include an upper ceramic substrate on which a semiconductor chip is mounted, and a PCB substrate spaced apart from the upper ceramic substrate and fixed to the housing.
  • the housing has at least one guide rib and a locking protrusion formed on its inner surface
  • the PCB substrate has a guide groove for guiding the guide ribs around the outer surface and a guide groove for passing and hooking the locking protrusion.
  • the present invention has high strength and high heat dissipation characteristics, has excellent bonding characteristics, can reduce a volume by minimizing a current path, and is optimized for high-speed switching to improve efficiency and performance.
  • the present invention can simplify the shape of the housing because the housing and the terminal are integrally formed by insert injection, and furthermore, since the housing does not include a pin for connecting the substrates, the flexibility of the torsional moment of the power module can be improved. can have an effect.
  • heat generated in the semiconductor chip G can be radiated to the outside through the housing by injecting and forming the material of the housing with a material suitable for the heat dissipation structure. Therefore, the present invention has the effect of increasing the heat dissipation efficiency and improving the operational reliability of the power module.
  • the housing is made of a heat insulating material, heat generated from the semiconductor chip may be prevented from being transmitted to the upper PCB substrate through the housing. Therefore, the present invention has the effect of preventing overheating of the PCB substrate and improving the operational reliability of the power module.
  • FIG. 1 is a perspective view of a power module according to an embodiment of the present invention.
  • FIG. 2 is an exploded perspective view of a power module according to an embodiment of the present invention.
  • FIG 3 is a side cross-sectional view of a power module according to an embodiment of the present invention.
  • FIG. 4 is a perspective view showing a housing according to an embodiment of the present invention.
  • FIG. 5 is a perspective view showing a lower ceramic substrate according to an embodiment of the present invention.
  • FIG. 6 is a view showing an upper surface and a lower surface of a lower ceramic substrate according to an embodiment of the present invention.
  • FIG. 7 is a perspective view showing an upper ceramic substrate according to an embodiment of the present invention.
  • FIG. 8 is a view showing an upper surface and a lower surface of an upper ceramic substrate according to an embodiment of the present invention.
  • FIG. 9 is a plan view of a PCB substrate according to an embodiment of the present invention.
  • bus bar G semiconductor chip (GaN chip)
  • FIG. 1 is a perspective view of a power module according to an embodiment of the present invention
  • FIG. 2 is an exploded perspective view of a power module according to an embodiment of the present invention.
  • the power module 10 is an electronic component in the form of a package formed by accommodating various components constituting the power module in a housing 100 .
  • the power module 10 is formed in a form to protect by arranging a substrate and elements in the housing 100 .
  • the power module 10 may include a plurality of substrates and a plurality of semiconductor chips.
  • the power module 10 according to the embodiment includes a housing 100 , a lower ceramic substrate 200 , an upper ceramic substrate 300 , a PCB substrate 400 , and a heat sink 500 .
  • the housing 100 has an empty space that is opened vertically in the center, and the first terminal 610 and the second terminal 620 are positioned on both sides.
  • a heat sink 500, a lower ceramic substrate 200, an upper ceramic substrate 300, and a PCB substrate 400 are sequentially stacked at regular intervals in the top and bottom in an empty space in the center, and the first terminals on both sides
  • a support bolt 630 for connecting the external terminal to the 610 and the second terminal 620 is fastened.
  • the first terminal 610 and the second terminal 620 are used as input/output terminals of power.
  • the first terminal 610 and the second terminal 620 may be formed of a conductive metal, and for example, the first terminal 610 and the second terminal 620 may be formed of copper or a copper alloy material.
  • the lower ceramic substrate 200 , the upper ceramic substrate 300 , and the PCB substrate 400 are sequentially accommodated in an empty space in the center of the housing 100 .
  • the heat sink 500 is disposed on the lower surface of the housing 100
  • the lower ceramic substrate 200 is attached to the upper surface of the heat sink 500
  • the upper ceramic substrate 300 is on the upper side of the lower ceramic substrate 200.
  • the PCB substrate 400 is arranged at a predetermined interval on the upper ceramic substrate 300 .
  • the state in which the PCB substrate 400 is disposed in the housing 100 is the guide grooves 401 and 402 formed to be recessed into the edge of the PCB substrate 400 and the guide ribs 101 formed in the housing 100 to correspond to the guide grooves 401 and 402 .
  • the locking jaw 102 may be fixed.
  • a plurality of guide grooves 401 and 402 are formed around the edge of the PCB substrate 400 according to the embodiment, and some of the guide grooves 401 are guided by the guide rib 101 formed on the inner surface of the housing 100 . and the guide groove 402 of the remaining part of them is hung through the locking protrusion 102 formed on the inner surface of the housing 100 .
  • the heat sink 500, the lower ceramic substrate 200, and the upper ceramic substrate 300 are accommodated in the empty space in the center of the housing 100, and the state in which the PCB substrate 400 is disposed on the upper surface is a fastening bolt ( (not shown) may be fixed.
  • a fastening bolt (not shown)
  • fixing the PCB substrate 400 to the housing 100 with a guide groove and a locking jaw structure reduces the assembly time and simplifies the assembly process compared to the case of fixing with a fastening bolt.
  • the housing 100 has fastening holes 103 formed at four corners.
  • the fastening hole 103 communicates with the communication hole 501 formed in the heat sink 500 .
  • the fixing bolt 150 is fastened through the fastening hole 103 and the communication hole 501 , and the end of the fixing bolt 150 passing through the fastening hole 103 and the communication hole 501 is the heat sink 500 . It may be fastened to a fixing hole of a fixing jig to be disposed on the lower surface.
  • the bus bar 700 is connected to the first terminal 610 and the second terminal 620 .
  • the bus bar 700 connects the first terminal 610 and the second terminal 620 to the upper ceramic substrate 300 .
  • Three bus bars 700 are provided.
  • One of the bus bars 700 connects the + terminal of the first terminals 610 with the first electrode pattern (a) of the upper ceramic substrate 300 , and the other connects the - terminal of the first terminals 610 . It is connected to the three electrode pattern (c), and the other one connects the second terminal 620 to the second electrode pattern (b).
  • the first electrode pattern (a), the second electrode pattern (b), and the third electrode pattern (c) refer to FIG. 7 to be described later.
  • FIG 3 is a side cross-sectional view of a power module according to an embodiment of the present invention.
  • the power module 10 has a multilayer structure of a lower ceramic substrate 200 and an upper ceramic substrate 300 , and a semiconductor chip between the lower ceramic substrate 200 and the upper ceramic substrate 300 .
  • the semiconductor chip (G) is any one of GaN (Gallium Nitride) chip, MOSFET (Metal Oxide Semiconductor Field Effect Transistor), IGBT (Insulated Gate Bipolar Transistor), JFET (Junction Field Effect Transistor), HEMT (High Electric Mobility Transistor) However, preferably, the semiconductor chip (G) uses a GaN chip.
  • the GaN (Gallium Nitride) chip is a semiconductor chip that functions as a high-power (300A) switch and a high-speed ( ⁇ 1MHz) switch.
  • the GaN chip has the advantage of being stronger in heat than the existing silicon-based semiconductor chip and reducing the size of the chip.
  • the GaN chip (G) is a power semiconductor chip optimized for high performance and high efficiency due to its high electron mobility and high electron density characteristics, enabling high-speed switching and miniaturization.
  • the GaN chip (G) operates stably even at high temperatures and has high output characteristics, enabling high efficiency.
  • the lower ceramic substrate 200 and the upper ceramic substrate 300 are formed of a ceramic substrate including a metal layer brazed to at least one surface of the ceramic substrate and the ceramic substrate to increase the heat dissipation efficiency of the heat generated from the semiconductor chip (G). do.
  • the ceramic substrate may be, for example, any one of alumina (Al 2 O 3 ), AlN, SiN, and Si 3 N 4 .
  • the metal layer is formed of an electrode pattern for mounting a semiconductor chip (G) and an electrode pattern for mounting a driving element, respectively, with a metal foil brazed on a ceramic substrate.
  • the metal layer is formed as an electrode pattern in a region where a semiconductor chip or peripheral components are to be mounted.
  • the metal foil may be an aluminum foil or a copper foil as an example.
  • the metal foil is fired at 780° C. to 1100° C. on a ceramic substrate and brazed to the ceramic substrate.
  • Such a ceramic substrate is called an AMB substrate.
  • AMB substrate As an example, a DBC substrate, a TPC substrate, and a DBA substrate may be applied. However, in terms of durability and heat dissipation efficiency, AMB substrates are most suitable. For the above reasons, the lower ceramic substrate 200 and the upper ceramic substrate 300 are AMB substrates as an example.
  • the PCB substrate 400 is disposed on the upper ceramic substrate 300 . That is, the power module 10 has a three-layer structure of a lower ceramic substrate 200 , an upper ceramic substrate 300 , and a PCB substrate 400 .
  • the semiconductor chip (G) for high power control is disposed between the upper ceramic substrate 200 and the lower ceramic substrate 300 to increase heat dissipation efficiency, and the PCB substrate 400 for low power control is disposed on the uppermost part of the semiconductor Prevents damage to the PCB substrate 400 due to the heat generated in the chip (G).
  • the lower ceramic substrate 200 , the upper ceramic substrate 300 , and the PCB substrate 400 may be connected or fixed with pins.
  • the heat sink 500 is disposed under the lower ceramic substrate 200 .
  • the heat sink 500 is for dissipating heat generated from the semiconductor chip (G).
  • the heat sink 500 is formed in a rectangular plate shape having a predetermined thickness.
  • the heat sink 500 is formed in an area corresponding to the housing 100 and may be formed of copper or aluminum to increase heat dissipation efficiency.
  • FIG. 4 is a perspective view showing a housing according to an embodiment of the present invention.
  • an empty space is formed in the center of the housing 100 , and a first terminal 610 and a second terminal 620 are positioned at both ends.
  • the housing 100 may be formed by an insert injection method such that the first terminal 610 and the second terminal 620 are integrally fixed at both ends.
  • the housing 100 has fastening holes 103 formed at four corners.
  • the fastening hole 103 communicates with the communication hole 501 formed in the heat sink 500 .
  • a support hole 104 is formed in the first terminal 610 and the second terminal 620 .
  • a support bolt (reference numeral 630 in FIG. 2 ) for connecting the first terminal 610 and the second terminal 620 to an external terminal such as a motor is fastened to the support hole 104 .
  • the housing 100 has at least one guide rib 101 and a locking protrusion 102 formed on an inner surface thereof.
  • the guide rib 101 and the locking protrusion 102 are configured to fix the PCB substrate 400 to the housing 100 .
  • the PCB board (reference numeral 400 in FIG. 2 ) has a guide groove 401 through which the guide rib 101 is guided and a guide groove 402 for hanging through the guide groove 401 around the outer surface.
  • the guide rib 101 and the locking protrusion 102 formed in the housing 100 stably fix the PCB substrate 400 to the housing 100 .
  • the housing 100 is formed of a heat insulating material.
  • the housing 100 may be formed of a heat insulating material so that heat generated from the semiconductor chip G is not transferred to the PCB substrate 400 above through the housing 100 .
  • the housing 100 may be made of a heat-dissipating plastic material.
  • the housing 100 may be formed of a heat-dissipating plastic material so that heat generated from the semiconductor chip G can be radiated to the outside through the housing 100 .
  • the housing 100 may be formed of engineering plastic.
  • Engineering plastics have high heat resistance, excellent strength, chemical resistance, and abrasion resistance, and can be used for a long time at 150°C or higher.
  • the engineering plastic may be made of one of polyamide, polycarbonate, polyester, and modified polyphenylene oxide.
  • the semiconductor chip (G) operates repeatedly as a switch, which causes the housing 100 to be stressed by high temperature and temperature changes. It also has excellent heat dissipation properties.
  • the housing 100 may be manufactured by insert-injecting a terminal made of aluminum or copper to an engineering plastic material.
  • the housing 100 made of an engineering plastic material spreads heat and radiates heat to the outside.
  • the housing 100 may be made of a high heat dissipation engineering plastic that may have higher thermal conductivity than a general engineering plastic material and is lightweight compared to aluminum by filling the resin with a high thermal conductivity filler.
  • the housing 100 may have heat dissipation properties by applying a graphene heat dissipation coating material to the inside and outside of an engineering plastic or high strength plastic material.
  • FIG. 5 is a perspective view showing a lower ceramic substrate according to an embodiment of the present invention.
  • the lower ceramic substrate 200 is attached to the upper surface of the heat sink 500 .
  • the lower ceramic substrate 200 is disposed between the semiconductor chip G and the heat sink 500 .
  • the lower ceramic substrate 200 transfers heat generated from the semiconductor chip G to the heat sink 500 and insulates between the semiconductor chip G and the heat sink 500 to prevent a short circuit.
  • the lower ceramic substrate 200 may be soldered to the upper surface of the heat sink 500 .
  • the heat sink 500 is formed in an area corresponding to the housing 100 and may be formed of a copper material to increase heat dissipation efficiency.
  • As a solder for soldering joint SnAg, SnAgCu, etc. may be used.
  • FIG. 6 is a view showing an upper surface and a lower surface of a lower ceramic substrate according to an embodiment of the present invention.
  • the lower ceramic substrate 200 includes a ceramic substrate 201 and metal layers 202 and 203 brazed to upper and lower surfaces of the ceramic substrate 201 .
  • the thickness of the ceramic substrate 201 may be 0.68 t
  • the thickness of the metal layers 202 and 203 formed on the upper and lower surfaces of the ceramic substrate 201 may be 0.8 t.
  • the metal layer 202 of the upper surface 200a of the lower ceramic substrate 200 may be an electrode pattern on which a driving element is mounted.
  • the driving device mounted on the lower ceramic substrate 200 may be the NTC temperature sensor 210 .
  • the NTC temperature sensor 210 is mounted on the upper surface of the lower ceramic substrate 200 .
  • the NTC temperature sensor 210 is for providing temperature information in the power module due to heat generation of the semiconductor chip G.
  • the metal layer 203 of the lower surface 200b of the lower ceramic substrate 200 may be formed on the entire lower surface of the lower ceramic substrate 200 to facilitate heat transfer to the heat sink 500 .
  • An insulating spacer 220 is bonded to the lower ceramic substrate 200 .
  • the insulating spacer 220 is bonded to the upper surface of the lower ceramic substrate 200 and defines a separation distance between the lower ceramic substrate 200 and the upper ceramic substrate 300 .
  • the insulating spacer 220 defines the separation distance between the lower ceramic substrate 200 and the upper ceramic substrate 300 to increase the heat dissipation efficiency of the heat generated by the semiconductor chip G mounted on the lower surface of the upper ceramic substrate 300, Interference between the semiconductor chips G is prevented to prevent an electric shock such as a short circuit.
  • a plurality of insulating spacers 220 are bonded to each other at predetermined intervals around the upper surface edge of the lower ceramic substrate 200 .
  • a gap between the insulating spacers 220 is used as a space to increase heat dissipation efficiency.
  • the insulating spacers 220 are arranged around the edge of the lower ceramic substrate 200 as a reference, and for example, eight insulating spacers 220 are arranged at regular intervals.
  • the insulating spacer 220 is integrally bonded to the lower ceramic substrate 200 , and may be applied to check alignment when the upper ceramic substrate 300 is disposed on the lower ceramic substrate 200 .
  • the insulating spacer 220 is formed on the upper ceramic substrate 300 .
  • the insulating spacer 220 supports the lower ceramic substrate 200 and the upper ceramic substrate 300 , thereby contributing to preventing bending of the lower ceramic substrate 200 and the upper ceramic substrate 300 .
  • the insulating spacer 220 may be formed of a ceramic material for insulation between the chip mounted on the lower ceramic substrate 200 and the chip and the component mounted on the upper ceramic substrate 300 .
  • the insulating spacer may be formed of one selected from Al 2 O 3 , ZTA, Si 3 N 4 , and AlN, or an alloy in which two or more thereof are mixed.
  • Al 2 O 3 , ZTA, Si 3 N 4 , and AlN are insulating materials having excellent mechanical strength and heat resistance.
  • the insulating spacer 220 is brazed to the lower ceramic substrate 200 .
  • the substrate may be damaged due to thermal and mechanical shock during soldering or pressure firing. Therefore, brazing is performed.
  • a brazing bonding layer including an AgCu layer and a Ti layer may be used. Heat treatment for brazing may be performed at 780°C to 900°C.
  • the insulating spacer 220 is integrally formed with the metal layer 202 of the lower ceramic substrate 200 .
  • the thickness of the brazing bonding layer is 0.005 mm to 0.08 mm, which is thin enough not to affect the height of the insulating spacer, and the bonding strength is high.
  • An interconnection spacer 230 is installed between the lower ceramic substrate 200 and the upper ceramic substrate 300 .
  • the interconnection spacer 230 may perform electrical connection between electrode patterns in place of a connection pin in a substrate having an upper and lower multilayer structure.
  • the interconnection spacer 230 may directly connect between substrates while preventing electrical loss and short circuit, increase bonding strength, and improve electrical characteristics.
  • One end of the interconnection spacer 230 may be bonded to the electrode pattern of the lower ceramic substrate 200 by a brazing bonding method.
  • the other end of the interconnection spacer 230 may be bonded to the electrode pattern of the upper ceramic substrate 300 by a brazing bonding method or a soldering bonding method.
  • the interconnection spacer 230 may be Cu or a Cu+CuMo alloy.
  • FIG. 7 is a perspective view showing an upper ceramic substrate according to an embodiment of the present invention
  • FIG. 8 is a view showing an upper surface and a lower surface of the upper ceramic substrate according to an embodiment of the present invention.
  • the upper ceramic substrate 300 is disposed on the lower ceramic substrate 200 .
  • the upper ceramic substrate 300 is an intermediate substrate having a stacked structure.
  • the upper ceramic substrate 300 has a semiconductor chip (G) mounted on its lower surface, and constitutes a high-side circuit and a low-side circuit for high-speed switching.
  • G semiconductor chip
  • the upper ceramic substrate 300 includes a ceramic substrate 301 and metal layers 302 and 303 brazed to upper and lower surfaces of the ceramic substrate 301 .
  • the thickness of the ceramic substrate is 0.38t and the thickness of the electrode pattern on the upper surface 300a and the lower surface 300b of the ceramic substrate is 0.3t as an example.
  • the ceramic substrate must have the same pattern thickness on the upper and lower surfaces to prevent distortion during brazing.
  • the electrode pattern formed by the metal layer 302 on the upper surface of the upper ceramic substrate 300 is divided into a first electrode pattern (a), a second electrode pattern (b), and a third electrode pattern (c).
  • the electrode pattern formed by the metal layer 303 on the lower surface of the upper ceramic substrate 300 corresponds to the electrode pattern formed by the metal layer 302 on the upper surface of the upper ceramic substrate 300 .
  • the division of the electrode pattern on the upper surface of the upper ceramic substrate 300 into a first electrode pattern (a), a second electrode pattern (b), and a third electrode pattern (c) is a high-side circuit for high-speed switching. and to separate the low-side circuit.
  • the semiconductor chip G is provided in the form of a flip chip by an adhesive layer such as solder or silver paste on the lower surface 300b of the upper ceramic substrate 300 .
  • an adhesive layer such as solder or silver paste
  • two semiconductor chips G may be connected in parallel for high-speed switching.
  • Two semiconductor chips (G) are disposed at positions connecting the first electrode pattern (a) and the second electrode pattern (b) among the electrode patterns of the upper ceramic substrate 300, and the other two are the second electrode pattern (b). ) and the third electrode pattern (c) are arranged in parallel at a position connecting it.
  • the capacity of one semiconductor chip G is 150A. Therefore, two semiconductor chips (G) are connected in parallel so that the capacity becomes 300A.
  • the semiconductor chip G is a GaN chip.
  • the purpose of the power module using the semiconductor chip G is high-speed switching.
  • the gate drive IC terminal be connected by a very short distance between the gate terminal of the semiconductor chip (G). Therefore, the connection distance between the gate drive IC and the gate terminal is minimized by connecting the semiconductor chips G in parallel.
  • the gate terminal and the source terminal of the semiconductor chip G may be disposed such that the connection pin is connected to the center between the semiconductor chip G and the semiconductor chip G. If the gate terminal and the source terminal do not keep the same distance or the length of the pattern is different, a problem occurs.
  • the gate terminal is a terminal for turning on/off the semiconductor chip G by using a low voltage.
  • the gate terminal may be connected to the PCB substrate 400 through a connection pin.
  • the source terminal is a terminal for high current to enter and exit.
  • the semiconductor chip G includes a drain terminal, and the source terminal and the drain terminal are divided into N-type and P-type so that the direction of the current can be changed.
  • the source terminal and the drain terminal are responsible for input and output of current through the first electrode pattern (a), the second electrode pattern (b), and the third electrode pattern (c), which are electrode patterns for mounting the semiconductor chip (G).
  • the source terminal and the drain terminal are connected to the first terminal 610 and the second terminal 620 of FIG. 1 in charge of input and output of power.
  • the first terminal 610 shown in FIG. 1 includes a + terminal and a - terminal, and power introduced from the first terminal 610 to the + terminal is the upper portion shown in FIG. 8 .
  • the semiconductor chip (G) and the second electrode pattern (b) disposed between the first electrode pattern (a) and the second electrode pattern (b) 2 is output to the terminal 620 .
  • the power supplied to the second terminal 620 shown in FIG. 1 is disposed between the second electrode pattern (b), the second electrode pattern (b) and the third electrode pattern (c) shown in FIG. 8 . It is output to the - terminal of the first terminal 610 through the semiconductor chip G and the third electrode pattern c.
  • the upper ceramic substrate 300 may have a cutting part 310 formed in a portion corresponding to the NTC temperature sensor 210 .
  • An NTC temperature sensor 210 is mounted on the upper surface of the lower ceramic substrate 200 .
  • the NTC temperature sensor 210 is for providing temperature information in the power module due to heat generation of the semiconductor chip G.
  • the thickness of the NTC temperature sensor 210 is thicker than the gap between the lower ceramic substrate 200 and the upper ceramic substrate 300 , interference between the NTC temperature sensor 210 and the upper ceramic substrate 300 occurs.
  • the upper ceramic substrate 300 of the portion that interferes with the NTC temperature sensor 210 is cut to form a cutting portion 310 .
  • a silicone liquid or epoxy for molding may be injected into the space between the upper ceramic substrate 300 and the lower ceramic substrate 200 through the cutting part 310 .
  • silicone liquid or epoxy In order to insulate between the upper ceramic substrate 300 and the lower ceramic substrate 200, silicone liquid or epoxy must be injected.
  • one side of the upper ceramic substrate 300 may be cut to form a cutting portion 310, and the cutting portion 310 may be formed. is formed at a position corresponding to the NTC temperature sensor 210 to prevent interference between the upper ceramic substrate 300 and the NTC temperature sensor 210 .
  • Silicon liquid or epoxy is used in the space between the lower ceramic substrate 200 and the upper ceramic substrate 300 and the upper ceramic substrate 300 and the PCB substrate 400 for the purpose of protecting the semiconductor chip (G), alleviating vibration, and insulating. You can fill in the space between them.
  • a through hole 320 is formed in the upper ceramic substrate 300 .
  • the through hole 320 connects the semiconductor chip G mounted on the upper ceramic substrate 300 to the driving element mounted on the PCB substrate 400 in the shortest distance in the substrate structure of the upper and lower multilayers, and the lower ceramic substrate 200 It is to connect the NTC temperature sensor 210 mounted to the PCB substrate 400 with the driving device mounted on the shortest distance.
  • Eight through-holes 320 are formed at a position where the semiconductor chip is installed, and two through-holes are installed at a position where the NTC temperature sensor is installed, so that a total of 10 can be formed.
  • a plurality of through-holes 320 may be formed in the portion where the first electrode pattern a and the third electrode pattern c are formed in the upper ceramic substrate 300 .
  • the plurality of through holes 320 formed in the first electrode pattern (a) allow the current flowing into the first electrode pattern (a) of the upper surface of the upper ceramic substrate 300 to be formed on the lower surface of the upper ceramic substrate 300 . It moves to the electrode pattern (a) and flows into the semiconductor chip (G).
  • the plurality of through-holes 320 formed in the third electrode pattern (c) allow the current flowing into the semiconductor chip (G) to pass through the third electrode pattern (c) of the lower surface of the upper ceramic substrate (300) to the upper ceramic substrate (300). ) to move to the third electrode pattern (c) on the upper surface.
  • the through hole 320 may have a diameter of 0.5 mm to 5.0 mm.
  • a connection pin is installed in the through hole 320 to be connected to the electrode pattern of the PCB substrate, and may be connected to the driving device mounted on the PCB substrate 400 through this.
  • the connection between the electrode patterns through the through-holes 320 and the connection pins installed in the through-holes 320 in the upper and lower multi-layered substrate structure eliminates various output losses through the shortest distance connection, thereby improving the constraints according to the size of the power module. can contribute
  • a plurality of via holes 330 may be formed in the electrode pattern of the upper ceramic substrate 300 .
  • the via hole 330 may be processed by at least 50% of the substrate area.
  • the area of the via hole 330 described above has been described as an example in which at least 50% or more of the substrate area is applied, but the present invention is not limited thereto and may be processed to 50% or less.
  • 152 via holes may be formed in the first electrode pattern (a)
  • 207 via holes may be formed in the second electrode pattern (b)
  • 154 via holes may be formed in the third electrode pattern (c).
  • the plurality of via holes 330 formed in each electrode pattern are for conducting a large current and distributing a large current.
  • the via hole 330 is filled with a conductive material.
  • the conductive material may be Ag or an Ag alloy.
  • the Ag alloy may be an Ag-Pd paste.
  • the conductive material filled in the via hole 330 electrically connects the electrode pattern on the upper surface and the electrode pattern on the lower surface of the upper ceramic substrate 300 .
  • the via hole 330 may be formed by laser processing. The via hole 330 can be seen in the enlarged view of FIG. 8 .
  • FIG. 9 is a plan view of a PCB substrate according to an embodiment of the present invention.
  • the PCB substrate 400 is for switching the semiconductor chip G or for switching the semiconductor chip (GaN chip) using information sensed by the NTC temperature sensor (reference numeral 210 in FIG. 7 ).
  • the driving element is mounted.
  • the driving device includes a Gate Drive IC.
  • a capacitor 410 is mounted on the PCB substrate 400 .
  • the capacitor 410 includes a semiconductor chip G disposed to connect the first electrode pattern a and the second electrode pattern b of the upper ceramic substrate 300 and a second electrode pattern (G) of the upper ceramic substrate 300 . It is mounted on the upper surface of the PCB substrate 400 at a position corresponding to a position between the semiconductor chip G disposed to connect b) and the third electrode pattern c.
  • the gate drive IC circuit includes a high side gate drive IC and a low side gate drive IC.

Abstract

The present invention relates to a power module comprising: a housing (100) which has an empty space that is open in the vertical direction of the center thereof and which is made of an injection material; and terminals (610, 620) which are located at both sides of the housing (100) and which are insert-injected into the housing (100). The present invention can simplify the shape of the housing since the terminals are integrally formed with the housing by means of insert-injection, and the housing is formed by injecting the material of the housing as the material suitable for a heat dissipation structure, and thus heat dissipation efficiency can be increased and the operational reliability of the power module can be increased.

Description

파워모듈power module
본 발명은 파워모듈에 관한 것으로, 더욱 상세하게는 고출력 전력 반도체 칩을 적용하여 성능을 개선한 파워모듈에 관한 것이다. The present invention relates to a power module, and more particularly, to a power module having improved performance by applying a high output power semiconductor chip.
파워모듈은 하이브리드 자동차, 전기차 등의 모터 구동을 위해 고전압 전류를 공급하기 위해 사용된다.The power module is used to supply high voltage current to drive motors such as hybrid vehicles and electric vehicles.
파워모듈 중 양면 냉각 파워모듈은 반도체 칩의 상, 하부에 각각 기판을 설치하고 그 기판의 외측면에 각각 방열판을 구비한다. 양면 냉각 파워모듈은 단면에 방열판을 구비하는 단면 냉각 파워모듈에 비해 냉각 성능이 우수하여 점차 그 사용이 증가하는 추세이다.Among the power modules, the double-sided cooling power module has a substrate on top and a bottom of a semiconductor chip, respectively, and a heat sink on the outer surface of the substrate, respectively. The double-sided cooling power module has an excellent cooling performance compared to a single-sided cooling power module having a heat sink on one side, and thus its use is gradually increasing.
전기차 등에 사용되는 양면 냉각 파워모듈은 두 기판의 사이에 탄화규소(SiC), 질화갈륨(GaN) 등의 전력 반도체 칩이 실장되므로 고전압으로 인해 높은 발열과 주행 중 진동이 발생하기 때문에 이를 해결하기 위해 고강도와 고방열 특성을 동시에 만족시키는 것이 중요하다.Double-sided cooling power modules used in electric vehicles, etc. have a power semiconductor chip such as silicon carbide (SiC) and gallium nitride (GaN) mounted between the two substrates. It is important to satisfy both high strength and high heat dissipation characteristics at the same time.
본 발명의 목적은 고강도와 고방열 특성을 가지고, 접합 특성이 우수하며, 전류 경로를 최소화하여 부피를 줄일 수 있으며 효율 및 성능을 향상시킬 수 있는 파워모듈을 제공하는 것이다.An object of the present invention is to provide a power module that has high strength and high heat dissipation characteristics, has excellent bonding characteristics, can reduce a volume by minimizing a current path, and can improve efficiency and performance.
본 발명의 다른 목적은 하우징의 재질을 방열 구조에 적합한 재질로 사출하여 형성함으로써 방열 효율을 높이도록 한 파워모듈을 제공하는 것이다.Another object of the present invention is to provide a power module that improves heat dissipation efficiency by injecting and forming a material of a housing suitable for a heat dissipation structure.
본 발명의 또 다른 목적은 하우징의 재질을 방열 구조에 적합한 재질로 사출하여 형성함으로써 방열 효율을 높이도록 한 파워모듈을 제공하는 것이다.Another object of the present invention is to provide a power module that improves heat dissipation efficiency by injecting and forming a material of a housing suitable for a heat dissipation structure.
상기한 바와 같은 목적을 달성하기 위한 본 발명의 특징에 따르면, 본 발명의 파워모듈은 중앙에 상하로 개구되는 빈 공간이 형성되며 플라스틱 재질로 이루어진 하우징과, 하우징의 양측에 위치하며 도전성 금속으로 이루어진 단자를 포함하며, 단자는 인서트 사출을 통해 하우징과 일체화된다.According to a feature of the present invention for achieving the above object, the power module of the present invention has an empty space that is opened vertically in the center and has a housing made of a plastic material, and is located on both sides of the housing and made of a conductive metal. It includes a terminal, and the terminal is integrated with the housing through insert injection.
하우징은 네 모서리에 체결공이 형성되고, 체결공에는 상기 하우징에 방열판을 고정하기 위한 고정볼트가 체결될 수 있다.The housing has fastening holes formed at four corners, and fixing bolts for fixing the heat sink to the housing may be fastened to the fastening holes.
단자는 상기 하우징의 일측에 위치하는 제1 단자와 반대되는 타측에 위치하는 제2 단자를 포함하고, 제1 단자와 제2 단자는 일단이 하우징의 빈 공간으로 노출되고 반대되는 타단은 하우징의 상면으로 노출되며 지지공이 형성될 수 있다.The terminal includes a second terminal positioned on the other side opposite to the first terminal positioned on one side of the housing, wherein one end of the first terminal and the second terminal is exposed to the empty space of the housing and the opposite end is the upper surface of the housing is exposed and a support hole may be formed.
상기 지지공에는 외부 단자를 연결하여 고정하기 위한 지지볼트가 체결될 수 있다.A support bolt for connecting and fixing an external terminal may be fastened to the support hole.
하우징은 내측면에 적어도 하나 이상의 안내리브와 걸림턱이 형성될 수 있다.At least one guide rib and a locking protrusion may be formed on the inner surface of the housing.
하우징의 하면에 가장자리가 접합되며 하우징의 빈 공간을 통해 상면이 노출되는 방열판과, 방열판의 상면에 접합되고 하우징의 빈 공간에 배치되는 하부 세라믹기판과, 하부 세라믹기판의 상부에 이격되게 배치되며 하면에 반도체 칩이 실장되는 상부 세라믹기판과, 상부 세라믹기판의 상부에 이격되게 배치되고 상기 하우징에 상기 걸림턱으로 고정되는 PCB 기판을 포함할 수 있다.A heat sink having an edge joined to the lower surface of the housing and exposing the upper surface through an empty space of the housing, a lower ceramic substrate joined to the upper surface of the heat sink and disposed in the empty space of the housing, and spaced apart from the upper portion of the lower ceramic substrate It may include an upper ceramic substrate on which a semiconductor chip is mounted, and a PCB substrate spaced apart from the upper ceramic substrate and fixed to the housing by the clasp.
PCB 기판은 외측면을 둘러 안내리브가 안내되는 안내홈과 걸림턱이 통과되고 걸어지기 위한 안내홈이 형성될 수 있다.The PCB board may be formed with a guide groove through which the guide rib is guided around the outer surface and a guide groove through which the clasp passes and hangs.
하우징은 방열 플라스틱 재질로 형성되고, 단자는 구리 또는 구리 합금으로 형성될 수 있다.The housing may be formed of a heat-dissipating plastic material, and the terminal may be formed of copper or a copper alloy.
파워모듈은 중앙에 상하로 개구되는 빈 공간이 형성되며 사출 재질로 이루어진 하우징과, 하우징의 양측에 위치한 단자를 포함한다.The power module has an empty space that is opened vertically in the center, and includes a housing made of an injection material, and terminals located on both sides of the housing.
하우징은 네 모서리에 체결공이 형성될 수 있다.The housing may have fastening holes formed at four corners.
단자는 하우징의 일측에 위치하는 제1 단자와, 제1 단자와 반대되는 타측에 위치하는 제2 단자를 포함하고, 제1 단자와 제2 단자는 외부 단자와 연결하기 위한 지지볼트가 체결되는 지지공이 형성될 수 있다.The terminal includes a first terminal positioned on one side of the housing and a second terminal positioned on the other side opposite to the first terminal, and the first terminal and the second terminal are a support bolt for connecting to an external terminal is fastened. A ball may be formed.
하우징은 방열 플라스틱 재질로 이루어질 수 있다.The housing may be made of a heat-dissipating plastic material.
하우징은 엔지니어링 플라스틱 재질로 이루어질 수 있다.The housing may be made of an engineering plastic material.
하우징은 단열 재질로 이루어질 수 있다.The housing may be made of an insulating material.
하우징의 하면에 가장자리가 접합되며 하우징의 빈 공간을 통해 상면이 노출되는 방열판과, 방열판의 상면에 접합되고 하우징의 빈 공간에 배치되는 하부 세라믹기판과, 하부 세라믹기판의 상부에 이격되게 배치되며 하면에 반도체 칩이 실장되는 상부 세라믹기판과, 상부 세라믹기판의 상부에 이격되게 배치되고 상기 하우징에 고정되는 PCB 기판을 포함할 수 있다.A heat sink having an edge joined to the lower surface of the housing and exposing the upper surface through an empty space of the housing, a lower ceramic substrate joined to the upper surface of the heat sink and disposed in the empty space of the housing, and spaced apart from the upper portion of the lower ceramic substrate It may include an upper ceramic substrate on which a semiconductor chip is mounted, and a PCB substrate spaced apart from the upper ceramic substrate and fixed to the housing.
하우징은 내측면에 적어도 하나 이상의 안내리브와 걸림턱이 형성되고, PCB 기판은 외측면을 둘러 안내리브가 안내되는 안내홈과 걸림턱이 통과되고 걸어지기 위한 안내홈이 형성된다. The housing has at least one guide rib and a locking protrusion formed on its inner surface, and the PCB substrate has a guide groove for guiding the guide ribs around the outer surface and a guide groove for passing and hooking the locking protrusion.
본 발명은 고강도와 고방열 특성을 가지고, 접합 특성이 우수하며, 전류 경로를 최소화하여 부피를 줄일 수 있으며 고속 스위칭에 최적화되어 효율 및 성능을 향상시킬 수 있는 효과가 있다.The present invention has high strength and high heat dissipation characteristics, has excellent bonding characteristics, can reduce a volume by minimizing a current path, and is optimized for high-speed switching to improve efficiency and performance.
또한, 본 발명은 하우징과 단자를 인서트 사출에 의해 일체로 형성하므로 하우징의 형상을 단순화할 수 있고, 더욱이 하우징에 기판 간을 연결하기 위한 핀이 포함되지 않으므로 파워모듈의 비틀림 모멘트에 유연성을 향상시킬 수 있는 효과가 있다.In addition, the present invention can simplify the shape of the housing because the housing and the terminal are integrally formed by insert injection, and furthermore, since the housing does not include a pin for connecting the substrates, the flexibility of the torsional moment of the power module can be improved. can have an effect.
또한, 본 발명은 하우징의 재질을 방열 구조에 적합한 재질로 사출하여 형성함으로써 반도체 칩(G)에서 발생한 열이 하우징을 통해 외부로 방열될 수 있다. 따라서 본 발명은 방열 효율을 높일 수 있고 파워모듈의 동작 신뢰성을 향상시킬 수 있는 효과가 있다.In addition, in the present invention, heat generated in the semiconductor chip G can be radiated to the outside through the housing by injecting and forming the material of the housing with a material suitable for the heat dissipation structure. Therefore, the present invention has the effect of increasing the heat dissipation efficiency and improving the operational reliability of the power module.
또는, 본 발명은 하우징을 단열 재질로 형성하므로 반도체 칩에서 발생한 열이 하우징을 통해 상부의 PCB 기판에 전달되는 것이 방지될 수 있다. 따라서 본 발명은 PCB 기판의 과열을 방지할 수 있고 파워모듈의 동작 신뢰성을 향상시킬 수 있는 효과가 있다.Alternatively, in the present invention, since the housing is made of a heat insulating material, heat generated from the semiconductor chip may be prevented from being transmitted to the upper PCB substrate through the housing. Therefore, the present invention has the effect of preventing overheating of the PCB substrate and improving the operational reliability of the power module.
도 1은 본 발명의 실시예에 의한 파워모듈의 사시도이다. 1 is a perspective view of a power module according to an embodiment of the present invention.
도 2는 본 발명의 실시예에 의한 파워모듈의 분해 사시도이다.2 is an exploded perspective view of a power module according to an embodiment of the present invention.
도 3은 본 발명의 실시예에 의한 파워모듈의 측단면도이다.3 is a side cross-sectional view of a power module according to an embodiment of the present invention.
도 4는 본 발명의 실시예에 의한 하우징을 보인 사시도이다.4 is a perspective view showing a housing according to an embodiment of the present invention.
도 5는 본 발명의 실시예에 의한 하부 세라믹기판을 보인 사시도이다.5 is a perspective view showing a lower ceramic substrate according to an embodiment of the present invention.
도 6은 본 발명의 실시예에 의한 하부 세라믹기판의 상면과 하면을 보인 도면이다.6 is a view showing an upper surface and a lower surface of a lower ceramic substrate according to an embodiment of the present invention.
도 7은 본 발명의 실시예에 의한 상부 세라믹기판을 보인 사시도이다.7 is a perspective view showing an upper ceramic substrate according to an embodiment of the present invention.
도 8은 본 발명의 실시예에 의한 상부 세라믹기판의 상면과 하면을 보인 도면이다.8 is a view showing an upper surface and a lower surface of an upper ceramic substrate according to an embodiment of the present invention.
도 9는 본 발명의 실시예에 의한 PCB 기판의 평면도이다.9 is a plan view of a PCB substrate according to an embodiment of the present invention.
*부호의 설명**Description of symbols*
10: 파워모듈 100: 하우징10: power module 100: housing
101: 안내리브 102: 걸림턱101: guide rib 102: locking jaw
103: 체결공 104: 지지공103: fastening hole 104: support hole
200: 하부 세라믹기판 201: 세라믹 기재200: lower ceramic substrate 201: ceramic substrate
202,203: 금속층 210: NTC 온도센서202,203: metal layer 210: NTC temperature sensor
220: 절연 스페이서 230: 인터커넥션 스페이서220: insulation spacer 230: interconnection spacer
300: 상부 세라믹기판 301: 세라믹 기재300: upper ceramic substrate 301: ceramic substrate
302,302: 금속층 310: 커팅부302,302: metal layer 310: cutting part
320: 쓰루홀 330: 비아홀320: through hole 330: via hole
400: PCB 기판 401: 안내홈400: PCB board 401: guide groove
410: 캐패시터 500: 방열판410: capacitor 500: heat sink
501: 연통공 610: 제1 단자501: through hole 610: first terminal
620: 제2 단자 630: 지지볼트620: second terminal 630: support bolt
700: 버스바 G: 반도체 칩(GaN 칩)700: bus bar G: semiconductor chip (GaN chip)
이하 본 발명의 실시예를 첨부된 도면을 참조하여 상세하게 설명하기로 한다.Hereinafter, embodiments of the present invention will be described in detail with reference to the accompanying drawings.
도 1은 본 발명의 실시예에 의한 파워모듈의 사시도이고, 도 2는 본 발명의 실시예에 의한 파워모듈의 분해 사시도이다.1 is a perspective view of a power module according to an embodiment of the present invention, and FIG. 2 is an exploded perspective view of a power module according to an embodiment of the present invention.
도 1 및 도 2에 도시된 바에 의하면, 본 발명의 실시예에 따른 파워모듈(10)은 하우징(100)에 파워모듈을 이루는 각종 구성품을 수용하여 형성한 패키지 형태의 전자부품이다. 파워모듈(10)은 하우징(100) 안에 기판 및 소자를 배치하여 보호하는 형태로 형성된다. 1 and 2 , the power module 10 according to the embodiment of the present invention is an electronic component in the form of a package formed by accommodating various components constituting the power module in a housing 100 . The power module 10 is formed in a form to protect by arranging a substrate and elements in the housing 100 .
파워모듈(10)은 다수의 기판 및 다수의 반도체 칩을 포함할 수 있다. 실시예에 따른 파워모듈(10)은 하우징(100), 하부 세라믹기판(200), 상부 세라믹기판(300), PCB 기판(400) 및 방열판(500)을 포함한다.The power module 10 may include a plurality of substrates and a plurality of semiconductor chips. The power module 10 according to the embodiment includes a housing 100 , a lower ceramic substrate 200 , an upper ceramic substrate 300 , a PCB substrate 400 , and a heat sink 500 .
하우징(100)은 중앙에 상하로 개구되는 빈 공간이 형성되며 양측에 제1 단자(610)와 제2 단자(620)가 위치된다. 하우징(100)은 중앙의 빈 공간에 방열판(500), 하부 세라믹기판(200), 상부 세라믹기판(300) 및 PCB 기판(400)이 상하 일정 간격을 두고 순차적으로 적층되며, 양측의 제1 단자(610)와 제2 단자(620)에 외부 단자를 연결하기 위한 지지볼트(630)가 체결된다. 제1 단자(610)와 제2 단자(620)는 전원의 입출력단으로 사용된다. 제1 단자(610)와 제2 단자(620)는 도전성 금속으로 형성되며, 일예로 제1 단자(610)와 제2 단자(620)는 구리 또는 구리 합금 재질로 형성될 수 있다. The housing 100 has an empty space that is opened vertically in the center, and the first terminal 610 and the second terminal 620 are positioned on both sides. In the housing 100, a heat sink 500, a lower ceramic substrate 200, an upper ceramic substrate 300, and a PCB substrate 400 are sequentially stacked at regular intervals in the top and bottom in an empty space in the center, and the first terminals on both sides A support bolt 630 for connecting the external terminal to the 610 and the second terminal 620 is fastened. The first terminal 610 and the second terminal 620 are used as input/output terminals of power. The first terminal 610 and the second terminal 620 may be formed of a conductive metal, and for example, the first terminal 610 and the second terminal 620 may be formed of copper or a copper alloy material.
도 2에 도시된 바에 의하면, 파워모듈(10)은 하우징(100)의 중앙의 빈 공간에 하부 세라믹기판(200), 상부 세라믹기판(300), PCB 기판(400)이 순차적으로 수용된다. 구체적으로, 하우징(100)의 하면에 방열판(500)이 배치되고, 방열판(500)의 상면에 하부 세라믹기판(200)이 부착되고, 하부 세라믹기판(200)의 상부에 상부 세라믹기판(300)이 일정 간격을 두고 배치되며, 상부 세라믹기판(300)의 상부에 PCB 기판(400)이 일정 간격을 두고 배치된다.As shown in FIG. 2 , in the power module 10 , the lower ceramic substrate 200 , the upper ceramic substrate 300 , and the PCB substrate 400 are sequentially accommodated in an empty space in the center of the housing 100 . Specifically, the heat sink 500 is disposed on the lower surface of the housing 100, the lower ceramic substrate 200 is attached to the upper surface of the heat sink 500, and the upper ceramic substrate 300 is on the upper side of the lower ceramic substrate 200. These are arranged at a predetermined interval, and the PCB substrate 400 is arranged at a predetermined interval on the upper ceramic substrate 300 .
하우징(100)에 PCB 기판(400)이 배치된 상태는 PCB 기판(400)의 가장자리에 요입되게 형성된 안내홈(401,402)과 안내홈(401,402)에 대응되게 하우징(100)에 형성된 안내리브(101) 및 걸림턱(102)에 의해 고정될 수 있다. 실시예에 따른 PCB 기판(400)은 가장자리를 둘러 다수 개의 안내홈(401,402)이 형성되고, 이들 중 일부의 안내홈(401)은 하우징(100)의 내측면에 형성된 안내리브(101)가 안내되고 이들 중 나머지 일부의 안내홈(402)은 하우징(100)의 내측면에 형성된 걸림턱(102)이 통과되어 걸어진다. The state in which the PCB substrate 400 is disposed in the housing 100 is the guide grooves 401 and 402 formed to be recessed into the edge of the PCB substrate 400 and the guide ribs 101 formed in the housing 100 to correspond to the guide grooves 401 and 402 . ) and the locking jaw 102 may be fixed. A plurality of guide grooves 401 and 402 are formed around the edge of the PCB substrate 400 according to the embodiment, and some of the guide grooves 401 are guided by the guide rib 101 formed on the inner surface of the housing 100 . and the guide groove 402 of the remaining part of them is hung through the locking protrusion 102 formed on the inner surface of the housing 100 .
또는, 하우징(100)의 중앙의 빈 공간에 방열판(500), 하부 세라믹기판(200), 상부 세라믹기판(300)이 수용되고, 그 상면에 PCB 기판(400)이 배치된 상태는 체결볼트(미도시)로 고정될 수도 있다. 그러나, 하우징(100)에 PCB 기판(400)을 안내홈과 걸림턱 구조로 고정하는 것이 체결볼트로 고정하는 경우 대비 조립 시간을 줄이고 조립 공정이 간편하다.Alternatively, the heat sink 500, the lower ceramic substrate 200, and the upper ceramic substrate 300 are accommodated in the empty space in the center of the housing 100, and the state in which the PCB substrate 400 is disposed on the upper surface is a fastening bolt ( (not shown) may be fixed. However, fixing the PCB substrate 400 to the housing 100 with a guide groove and a locking jaw structure reduces the assembly time and simplifies the assembly process compared to the case of fixing with a fastening bolt.
하우징(100)은 네 모서리에 체결공(103)이 형성된다. 체결공(103)은 방열판(500)에 형성된 연통공(501)과 연통된다. 체결공(103)과 연통공(501)을 관통하여 고정볼트(150)가 체결되고, 체결공(103)과 연통공(501)을 관통한 고정볼트(150)의 단부는 방열판(500)의 하면에 배치될 고정지그의 고정공에 체결될 수 있다. The housing 100 has fastening holes 103 formed at four corners. The fastening hole 103 communicates with the communication hole 501 formed in the heat sink 500 . The fixing bolt 150 is fastened through the fastening hole 103 and the communication hole 501 , and the end of the fixing bolt 150 passing through the fastening hole 103 and the communication hole 501 is the heat sink 500 . It may be fastened to a fixing hole of a fixing jig to be disposed on the lower surface.
제1 단자(610)와 제2 단자(620)에 버스바(700)가 연결된다. 버스바(700)는 제1 단자(610)와 제2 단자(620)를 상부 세라믹기판(300)과 연결한다. 버스바(700)는 3개가 구비된다. 버스바(700) 중 하나는 제1 단자(610) 중 +단자를 상부 세라믹기판(300)의 제1 전극 패턴(a)과 연결하고, 다른 하나는 제1 단자(610) 중 -단자를 제3 전극 패턴(c)과 연결하며, 나머지 하나는 제2 단자(620)를 제2 전극 패턴(b)과 연결한다. 제1 전극 패턴(a), 제2 전극 패턴(b) 및 제3 전극 패턴(c)은 후술할 도 7을 참조한다.The bus bar 700 is connected to the first terminal 610 and the second terminal 620 . The bus bar 700 connects the first terminal 610 and the second terminal 620 to the upper ceramic substrate 300 . Three bus bars 700 are provided. One of the bus bars 700 connects the + terminal of the first terminals 610 with the first electrode pattern (a) of the upper ceramic substrate 300 , and the other connects the - terminal of the first terminals 610 . It is connected to the three electrode pattern (c), and the other one connects the second terminal 620 to the second electrode pattern (b). The first electrode pattern (a), the second electrode pattern (b), and the third electrode pattern (c) refer to FIG. 7 to be described later.
도 3은 본 발명의 실시예에 의한 파워모듈의 측단면도이다.3 is a side cross-sectional view of a power module according to an embodiment of the present invention.
도 3에 도시된 바에 의하면, 파워모듈(10)은 하부 세라믹기판(200)과 상부 세라믹기판(300)의 복층 구조이며, 하부 세라믹기판(200)과 상부 세라믹기판(300)의 사이에 반도체 칩(G)이 위치된다. 반도체 칩(G)은 GaN(Gallium Nitride) 칩, MOSFET(Metal Oxide Semiconductor Field Effect Transistor), IGBT(Insulated Gate Bipolar Transistor), JFET(Junction Field Effect Transistor), HEMT(High Electric Mobility Transistor) 중 어느 하나일 수 있으나, 바람직하게는 반도체 칩(G)은 GaN 칩을 사용한다. GaN(Gallium Nitride) 칩(G)은 대전력(300A) 스위치 및 고속(~1MHz) 스위치로 기능하는 반도체 칩이다. GaN 칩은 기존의 실리콘 기반 반도체 칩보다 열에 강하면서 칩의 크기도 줄일 수 있는 장점이 있다. As shown in FIG. 3 , the power module 10 has a multilayer structure of a lower ceramic substrate 200 and an upper ceramic substrate 300 , and a semiconductor chip between the lower ceramic substrate 200 and the upper ceramic substrate 300 . (G) is located. The semiconductor chip (G) is any one of GaN (Gallium Nitride) chip, MOSFET (Metal Oxide Semiconductor Field Effect Transistor), IGBT (Insulated Gate Bipolar Transistor), JFET (Junction Field Effect Transistor), HEMT (High Electric Mobility Transistor) However, preferably, the semiconductor chip (G) uses a GaN chip. The GaN (Gallium Nitride) chip (G) is a semiconductor chip that functions as a high-power (300A) switch and a high-speed (~1MHz) switch. The GaN chip has the advantage of being stronger in heat than the existing silicon-based semiconductor chip and reducing the size of the chip.
또한, GaN 칩(G)은 높은 전자이동도, 높은 전자밀도 특성으로 고속 스위치가 가능하고 소형화가 가능해 고성능 및 고효율화에 최적화된 전력 반도체 칩이다. 또한, GaN 칩(G)은 고온에서도 안정적으로 동작하며 고출력 특성을 가져 고효율화가 가능하다 In addition, the GaN chip (G) is a power semiconductor chip optimized for high performance and high efficiency due to its high electron mobility and high electron density characteristics, enabling high-speed switching and miniaturization. In addition, the GaN chip (G) operates stably even at high temperatures and has high output characteristics, enabling high efficiency.
하부 세라믹기판(200)과 상부 세라믹기판(300)은 반도체 칩(G)으로부터 발생하는 열의 방열 효율을 높일 수 있도록, 세라믹기재와 세라믹기재의 적어도 일면에 브레이징 접합된 금속층을 포함하는 세라믹기판으로 형성된다. The lower ceramic substrate 200 and the upper ceramic substrate 300 are formed of a ceramic substrate including a metal layer brazed to at least one surface of the ceramic substrate and the ceramic substrate to increase the heat dissipation efficiency of the heat generated from the semiconductor chip (G). do.
세라믹기재는 알루미나(Al 2O 3), AlN, SiN, Si 3N 4 중 어느 하나인 것을 일 예로 할 수 있다. 금속층은 세라믹기재 상에 브레이징 접합된 금속박으로 반도체 칩(G)을 실장하는 전극 패턴 및 구동소자를 실장하는 전극 패턴으로 각각 형성된다. 예컨데, 금속층은 반도체 칩 또는 주변 부품이 실장될 영역에 전극 패턴으로 형성된다. 금속박은 알루미늄박 또는 동박인 것을 일 예로 한다. 금속박은 세라믹기재 상에 780℃~1100℃로 소성되어 세라믹기재와 브레이징 접합된 것을 일 예로 한다. 이러한 세라믹기판을 AMB 기판이라 한다. 실시예는 AMB 기판을 예로 들어 설명하나 DBC 기판, TPC 기판, DBA 기판을 적용할 수도 있다. 그러나 내구성 및 방열 효율면에서 AMB 기판이 가장 적합하다. 상기한 이유로, 하부 세라믹기판(200)과 상부 세라믹기판(300)은 AMB 기판임을 일 예로 한다.The ceramic substrate may be, for example, any one of alumina (Al 2 O 3 ), AlN, SiN, and Si 3 N 4 . The metal layer is formed of an electrode pattern for mounting a semiconductor chip (G) and an electrode pattern for mounting a driving element, respectively, with a metal foil brazed on a ceramic substrate. For example, the metal layer is formed as an electrode pattern in a region where a semiconductor chip or peripheral components are to be mounted. The metal foil may be an aluminum foil or a copper foil as an example. For example, the metal foil is fired at 780° C. to 1100° C. on a ceramic substrate and brazed to the ceramic substrate. Such a ceramic substrate is called an AMB substrate. Although the embodiment is described by taking an AMB substrate as an example, a DBC substrate, a TPC substrate, and a DBA substrate may be applied. However, in terms of durability and heat dissipation efficiency, AMB substrates are most suitable. For the above reasons, the lower ceramic substrate 200 and the upper ceramic substrate 300 are AMB substrates as an example.
PCB 기판(400)은 상부 세라믹기판(300)의 상부에 배치된다. 즉, 파워모듈(10)은 하부 세라믹기판(200)과 상부 세라믹기판(300)과 PCB 기판(400)의 3층 구조로 구성된다. 고전력용 제어를 위한 반도체 칩(G)을 상부 세라믹기판(200)과 하부 세라믹기판(300)의 사이에 배치하여 방열 효율을 높이고, 저전력용 제어를 위한 PCB 기판(400)을 최상부에 배치하여 반도체 칩(G)에서 발생하는 열로 인한 PCB 기판(400)의 손상을 방지한다. 하부 세라믹기판(200), 상부 세라믹기판(300), PCB 기판(400)은 핀으로 연결 또는 고정될 수 있다.The PCB substrate 400 is disposed on the upper ceramic substrate 300 . That is, the power module 10 has a three-layer structure of a lower ceramic substrate 200 , an upper ceramic substrate 300 , and a PCB substrate 400 . The semiconductor chip (G) for high power control is disposed between the upper ceramic substrate 200 and the lower ceramic substrate 300 to increase heat dissipation efficiency, and the PCB substrate 400 for low power control is disposed on the uppermost part of the semiconductor Prevents damage to the PCB substrate 400 due to the heat generated in the chip (G). The lower ceramic substrate 200 , the upper ceramic substrate 300 , and the PCB substrate 400 may be connected or fixed with pins.
방열판(500)은 하부 세라믹기판(200)의 하부에 배치된다. 방열판(500)은 반도체 칩(G)에서 발생하는 열의 방열을 위한 것이다. 방열판(500)은 소정의 두께를 가지는 사각 플레이트 형상으로 형성된다. 방열판(500)은 하우징(100)과 대응되는 면적으로 형성되며 방열 효율을 높이기 위해 구리 또는 알루미늄 재질로 형성될 수 있다.The heat sink 500 is disposed under the lower ceramic substrate 200 . The heat sink 500 is for dissipating heat generated from the semiconductor chip (G). The heat sink 500 is formed in a rectangular plate shape having a predetermined thickness. The heat sink 500 is formed in an area corresponding to the housing 100 and may be formed of copper or aluminum to increase heat dissipation efficiency.
이하에서는 본 발명의 파워모듈의 각 구성별 특징을 더욱 상세하게 설명하기로 한다. 파워모듈의 각 구성별 특징을 설명하는 도면에서는 각 구성별 특징을 강조하기 위해 도면을 확대하거나 과장하여 표현한 부분이 있으므로 도 1에 도시된 기본 도면과 일부 일치하지 않는 부분이 있을 수 있다. Hereinafter, the characteristics of each configuration of the power module of the present invention will be described in more detail. In the drawings for explaining the characteristics of each configuration of the power module, there are parts that are enlarged or exaggerated in order to emphasize the characteristics of each configuration, so there may be parts that do not match the basic drawings shown in FIG. 1 .
도 4는 본 발명의 실시예에 의한 하우징을 보인 사시도이다.4 is a perspective view showing a housing according to an embodiment of the present invention.
도 4에 도시된 바에 의하면, 하우징(100)은 중앙에 빈 공간이 형성되며, 양단에 제1 단자(610)와 제2 단자(620)가 위치된다. 하우징(100)은 양단에 제1 단자(610)와 제2 단자(620)가 일체로 고정되게 인서트 사출 방식으로 형성될 수 있다.As shown in FIG. 4 , an empty space is formed in the center of the housing 100 , and a first terminal 610 and a second terminal 620 are positioned at both ends. The housing 100 may be formed by an insert injection method such that the first terminal 610 and the second terminal 620 are integrally fixed at both ends.
기존의 파워모듈은 이격된 회로를 연결하기 위해 하우징에 연결핀을 인서트 사출하여 적용하고 있으나, 본 실시예는 하우징(100)의 제조시 연결핀을 제외하여 제조한 형상을 갖는다. 이는 하우징(100)의 내부에 연결핀이 위치하지 않음으로써 형상을 단순화하여 파워모듈의 비틀림 모멘트에 유연성을 향상시킨다.Existing power modules are applied by inserting and injecting connecting pins into the housing to connect spaced circuits, but this embodiment has a shape manufactured by excluding the connecting pins when the housing 100 is manufactured. This simplifies the shape because the connecting pin is not located inside the housing 100 to improve flexibility in the torsional moment of the power module.
하우징(100)은 네 모서리에 체결공(103)이 형성된다. 체결공(103)은 방열판(500)에 형성된 연통공(501)과 연통된다. 제1 단자(610)와 제2 단자(620)에는 지지공(104)이 형성된다. 지지공(104)에는 제1 단자(610) 및 제2 단자(620)를 모터 등의 외부 단자와 연결하기 위한 지지볼트(도 2의 도면부호 630)가 체결된다.The housing 100 has fastening holes 103 formed at four corners. The fastening hole 103 communicates with the communication hole 501 formed in the heat sink 500 . A support hole 104 is formed in the first terminal 610 and the second terminal 620 . A support bolt (reference numeral 630 in FIG. 2 ) for connecting the first terminal 610 and the second terminal 620 to an external terminal such as a motor is fastened to the support hole 104 .
하우징(100)은 내측면에 적어도 하나 이상의 안내리브(101)와 걸림턱(102)이 형성된다. 안내리브(101)와 걸림턱(102)은 하우징(100)에 PCB 기판(400)을 고정하기 위한 구성이다. PCB 기판(도 2의 도면부호 400)은 외측면을 둘러 안내리브(101)가 안내되는 안내홈(401)과 걸림턱(102)이 통과되고 걸어지기 위한 안내홈(402)이 형성된다. 하우징(100)에 형성한 안내리브(101)와 걸림턱(102)은 하우징(100)에 PCB 기판(400)을 안정적으로 고정한다.The housing 100 has at least one guide rib 101 and a locking protrusion 102 formed on an inner surface thereof. The guide rib 101 and the locking protrusion 102 are configured to fix the PCB substrate 400 to the housing 100 . The PCB board (reference numeral 400 in FIG. 2 ) has a guide groove 401 through which the guide rib 101 is guided and a guide groove 402 for hanging through the guide groove 401 around the outer surface. The guide rib 101 and the locking protrusion 102 formed in the housing 100 stably fix the PCB substrate 400 to the housing 100 .
하우징(100)은 단열 재질로 형성된다. 하우징(100)은 반도체 칩(G)에서 발생한 열이 하우징(100)을 통해 상부의 PCB 기판(400)에 전달되지 않도록 단열 재질로 형성될 수 있다. The housing 100 is formed of a heat insulating material. The housing 100 may be formed of a heat insulating material so that heat generated from the semiconductor chip G is not transferred to the PCB substrate 400 above through the housing 100 .
또는 하우징(100)은 방열 플라스틱 재질을 적용할 수 있다. 하우징(100)은 반도체 칩(G)에서 발생한 열이 하우징(100)을 통해 외부로 방열될 수 있도록 방열 플라스틱 재질을 적용할 수 있다. 일 예로, 하우징(100)은 엔지니어링 플라스틱으로 형성될 수 있다. 엔지니어링 플라스틱은 높은 내열성과 뛰어난 강도, 내약품성, 내마모성을 가지며 150℃ 이상에서 장시간 사용 가능하다. 엔지니어링 플라스틱은 폴리아미드, 폴리카보네이트, 폴리에스테르, 변성 폴리페닐렌옥사이드 중 하나의 재료로 된 것일 수 있다. Alternatively, the housing 100 may be made of a heat-dissipating plastic material. The housing 100 may be formed of a heat-dissipating plastic material so that heat generated from the semiconductor chip G can be radiated to the outside through the housing 100 . For example, the housing 100 may be formed of engineering plastic. Engineering plastics have high heat resistance, excellent strength, chemical resistance, and abrasion resistance, and can be used for a long time at 150℃ or higher. The engineering plastic may be made of one of polyamide, polycarbonate, polyester, and modified polyphenylene oxide.
반도체 칩(G)은 스위치로서 반복 동작을 하는데 그로 인해 하우징(100)은 고온과 온도변화에 스트레스를 받게 되나, 엔지니어링 플라스틱은 고온 안정성이 우수하므로 일반 플라스틱에 비해 고온과 온도변화에 상대적으로 안정적이고 방열 특성도 우수하다.The semiconductor chip (G) operates repeatedly as a switch, which causes the housing 100 to be stressed by high temperature and temperature changes. It also has excellent heat dissipation properties.
실시예는 엔지니어링 플라스틱 소재에 알루미늄 또는 구리로 된 단자를 인서트사출 적용하여 하우징(100)을 제조한 것일 수 있다. 엔지니어링 플라스틱 소재로 된 하우징(100)은 열을 전파시켜 외부로 방열시킨다. 하우징(100)은 수지에 고열 전도율 필러를 충전함으로써 일반 엔지니어링 플라스틱 소재보다 열전도성을 더 높일 수 있고 알루미늄에 비해 경량인 고방열 엔지니어링 플라스틱으로 될 수 있다.In the embodiment, the housing 100 may be manufactured by insert-injecting a terminal made of aluminum or copper to an engineering plastic material. The housing 100 made of an engineering plastic material spreads heat and radiates heat to the outside. The housing 100 may be made of a high heat dissipation engineering plastic that may have higher thermal conductivity than a general engineering plastic material and is lightweight compared to aluminum by filling the resin with a high thermal conductivity filler.
또는, 하우징(100)은 엔지니어링 플라스틱 또는 고강도 플라스틱 소재의 내외부에 그래핀 방열코팅재를 도포하여 방열 특성을 가지도록 한 것일 수 있다. Alternatively, the housing 100 may have heat dissipation properties by applying a graphene heat dissipation coating material to the inside and outside of an engineering plastic or high strength plastic material.
도 5는 본 발명의 실시예에 의한 하부 세라믹기판을 보인 사시도이다.5 is a perspective view showing a lower ceramic substrate according to an embodiment of the present invention.
도 3 및 도 5에 도시된 바에 의하면, 하부 세라믹기판(200)은 방열판(500)의 상면에 부착된다. 구체적으로, 하부 세라믹기판(200)은 반도체 칩(G)과 방열판(500)의 사이에 배치된다. 하부 세라믹기판(200)은 반도체 칩(G)에서 발생하는 열을 방열판(500)으로 전달하고, 반도체 칩(G)과 방열판(500)의 사이를 절연하여 쇼트를 방지하는 역할을 한다.3 and 5 , the lower ceramic substrate 200 is attached to the upper surface of the heat sink 500 . Specifically, the lower ceramic substrate 200 is disposed between the semiconductor chip G and the heat sink 500 . The lower ceramic substrate 200 transfers heat generated from the semiconductor chip G to the heat sink 500 and insulates between the semiconductor chip G and the heat sink 500 to prevent a short circuit.
하부 세라믹기판(200)은 방열판(500)의 상면에 솔더링 접합될 수 있다. 방열판(500)은 하우징(100)과 대응되는 면적으로 형성되며 방열 효율을 높이기 위해 구리 재질로 형성될 수 있다. 솔더링 접합을 위한 솔더는 SnAg, SnAgCu 등이 사용될 수 있다.The lower ceramic substrate 200 may be soldered to the upper surface of the heat sink 500 . The heat sink 500 is formed in an area corresponding to the housing 100 and may be formed of a copper material to increase heat dissipation efficiency. As a solder for soldering joint, SnAg, SnAgCu, etc. may be used.
도 6은 본 발명의 실시예에 의한 하부 세라믹기판의 상면과 하면을 보인 도면이다.6 is a view showing an upper surface and a lower surface of a lower ceramic substrate according to an embodiment of the present invention.
도 5 및 도 6에 도시된 바에 의하면, 하부 세라믹기판(200)은 세라믹기재(201)와 세라믹기재(201)의 상하면에 브레이징 접합된 금속층(202,203)을 포함한다. 하부 세라믹기판(200)은 세라믹기재(201)의 두께가 0.68t이고, 세라믹기재(201)의 상면과 하면에 형성한 금속층(202,203)의 두께가 0.8t인 것을 일 예로 할 수 있다.5 and 6 , the lower ceramic substrate 200 includes a ceramic substrate 201 and metal layers 202 and 203 brazed to upper and lower surfaces of the ceramic substrate 201 . In the lower ceramic substrate 200 , the thickness of the ceramic substrate 201 may be 0.68 t, and the thickness of the metal layers 202 and 203 formed on the upper and lower surfaces of the ceramic substrate 201 may be 0.8 t.
하부 세라믹기판(200)의 상면(200a)의 금속층(202)은 구동소자를 실장하는 전극 패턴일 수 있다. 하부 세라믹기판(200)에 실장되는 구동소자는 NTC 온도센서(210)일 수 있다. NTC 온도센서(210)는 하부 세라믹기판(200)의 상면에 실장된다. NTC 온도센서(210)는 반도체 칩(G)의 발열로 인한 파워모듈 내의 온도 정보를 제공하기 위한 것이다. 하부 세라믹기판(200)의 하면(200b)의 금속층(203)은 방열판(500)에 열전달을 용이하게 하기 위해 하부 세라믹기판(200)의 하면 전체에 형성될 수 있다.The metal layer 202 of the upper surface 200a of the lower ceramic substrate 200 may be an electrode pattern on which a driving element is mounted. The driving device mounted on the lower ceramic substrate 200 may be the NTC temperature sensor 210 . The NTC temperature sensor 210 is mounted on the upper surface of the lower ceramic substrate 200 . The NTC temperature sensor 210 is for providing temperature information in the power module due to heat generation of the semiconductor chip G. The metal layer 203 of the lower surface 200b of the lower ceramic substrate 200 may be formed on the entire lower surface of the lower ceramic substrate 200 to facilitate heat transfer to the heat sink 500 .
하부 세라믹기판(200)에 절연 스페이서(220)가 접합된다. 절연 스페이서(220)는 하부 세라믹기판(200)의 상면에 접합되며 하부 세라믹기판(200)과 상부 세라믹기판(300)의 이격 거리를 규정한다.An insulating spacer 220 is bonded to the lower ceramic substrate 200 . The insulating spacer 220 is bonded to the upper surface of the lower ceramic substrate 200 and defines a separation distance between the lower ceramic substrate 200 and the upper ceramic substrate 300 .
절연 스페이서(220)는 하부 세라믹기판(200)과 상부 세라믹기판(300)의 이격 거리를 규정하여 상부 세라믹기판(300)의 하면에 실장된 반도체 칩(G)에서 발생하는 열의 방열 효율을 높이고, 반도체 칩(G) 간의 간섭을 방지하여 쇼트와 같은 전기적 충격을 방지한다. The insulating spacer 220 defines the separation distance between the lower ceramic substrate 200 and the upper ceramic substrate 300 to increase the heat dissipation efficiency of the heat generated by the semiconductor chip G mounted on the lower surface of the upper ceramic substrate 300, Interference between the semiconductor chips G is prevented to prevent an electric shock such as a short circuit.
절연 스페이서(220)는 하부 세라믹기판(200)의 상면 가장자리를 둘러 소정 간격을 두고 다수 개가 접합된다. 절연 스페이서(220) 간의 간격은 방열 효율을 높이는 공간으로 활용된다. 도면상 절연 스페이서(220)는 하부 세라믹기판(200)을 기준으로 할 때 가장자리를 둘러 배치되며, 일 예로 8개가 일정 간격을 두고 배치된다.A plurality of insulating spacers 220 are bonded to each other at predetermined intervals around the upper surface edge of the lower ceramic substrate 200 . A gap between the insulating spacers 220 is used as a space to increase heat dissipation efficiency. In the drawing, the insulating spacers 220 are arranged around the edge of the lower ceramic substrate 200 as a reference, and for example, eight insulating spacers 220 are arranged at regular intervals.
절연 스페이서(220)는 하부 세라믹기판(200)에 일체로 접합되어, 하부 세라믹기판(200)의 상부에 상부 세라믹기판(300)을 배치할 때 얼라인을 확인하는 용도로 적용될 수 있다. 하부 세라믹기판(200)에 절연 스페이서(220)가 접합된 상태에서 그 상부에 반도체 칩(G)이 실장된 상부 세라믹기판(300)을 배치할 때, 절연 스페이서(220)가 상부 세라믹기판(300)의 얼라인을 확인하는 용도로 적용될 수 있다. 또한, 절연 스페이서(220)는 하부 세라믹기판(200)과 상부 세라믹기판(300)을 지지하여 하부 세라믹기판(200)과 상부 세라믹기판(300)의 휨을 방지하는데 기여한다. The insulating spacer 220 is integrally bonded to the lower ceramic substrate 200 , and may be applied to check alignment when the upper ceramic substrate 300 is disposed on the lower ceramic substrate 200 . When the upper ceramic substrate 300 on which the semiconductor chip G is mounted is disposed in a state in which the insulating spacer 220 is bonded to the lower ceramic substrate 200 , the insulating spacer 220 is formed on the upper ceramic substrate 300 . ) can be applied to check the alignment of In addition, the insulating spacer 220 supports the lower ceramic substrate 200 and the upper ceramic substrate 300 , thereby contributing to preventing bending of the lower ceramic substrate 200 and the upper ceramic substrate 300 .
절연 스페이서(220)는 하부 세라믹기판(200)에 실장된 칩과 상부 세라믹기판(300)에 실장된 칩 및 부품 간의 절연을 위해 세라믹 소재로 형성될 수 있다. 일 예로, 절연 스페이서는 Al 2O 3, ZTA, Si 3N 4, AlN 중 선택된 1종 또는 이들 중 둘 이상이 혼합된 합금으로 형성될 수 있다. Al 2O 3, ZTA, Si 3N 4, AlN는 기계적 강도, 내열성이 우수한 절연성 재료이다. The insulating spacer 220 may be formed of a ceramic material for insulation between the chip mounted on the lower ceramic substrate 200 and the chip and the component mounted on the upper ceramic substrate 300 . For example, the insulating spacer may be formed of one selected from Al 2 O 3 , ZTA, Si 3 N 4 , and AlN, or an alloy in which two or more thereof are mixed. Al 2 O 3 , ZTA, Si 3 N 4 , and AlN are insulating materials having excellent mechanical strength and heat resistance.
절연 스페이서(220)는 하부 세라믹기판(200)에 브레이징 접합된다. 절연 스페이서(220)를 하부 세라믹기판(200)에 솔더링 접합하면 솔더링 또는 가압 소성시 열적 기계적 충격으로 인해 기판이 파손될 수 있으므로 브레이징 접합한다. 브레이징 접합은 AgCu층과 Ti층을 포함한 브레이징 접합층을 이용할 수 있다. 브레이징을 위한 열처리는 780℃~900℃에서 수행할 수 있다. 브레이징 후, 절연 스페이서(220)는 하부 세라믹기판(200)의 금속층(202)과 일체로 형성된다. 브레이징 접합층의 두께는 0.005mm~0.08mm로 절연 스페이서의 높이에 영향을 미치치 않을 만큼 얇고 접합 강도는 높다. The insulating spacer 220 is brazed to the lower ceramic substrate 200 . When the insulating spacer 220 is soldered to the lower ceramic substrate 200, the substrate may be damaged due to thermal and mechanical shock during soldering or pressure firing. Therefore, brazing is performed. For the brazing bonding, a brazing bonding layer including an AgCu layer and a Ti layer may be used. Heat treatment for brazing may be performed at 780°C to 900°C. After brazing, the insulating spacer 220 is integrally formed with the metal layer 202 of the lower ceramic substrate 200 . The thickness of the brazing bonding layer is 0.005 mm to 0.08 mm, which is thin enough not to affect the height of the insulating spacer, and the bonding strength is high.
하부 세라믹기판(200)과 상부 세라믹기판(300)의 사이에 인터커넥션 스페이서(230)가 설치된다. 인터커넥션 스페이서(230)는 상하 복층 구조의 기판에서 연결핀을 대신하여 전극 패턴 간 전기적 연결을 수행할 수 있다. 인터커넥션 스페이서(230)는 전기적 로스(loss) 및 쇼트(shot)를 방지하면서 기판 간을 직접 연결하고, 접합 강도를 높이며 전기적 특성도 개선할 수 있다. 인터커넥션 스페이서(230)는 일단이 브레이징 접합 방식으로 하부 세라믹기판(200)의 전극 패턴에 접합될 수 있다. 또한, 인터커넥션 스페이서(230)는 반대되는 타단이 브레이징 접합 방식 또는 솔더링 접합 방식으로 상부 세라믹기판(300)의 전극 패턴에 접합될 수 있다. 인터커넥션 스페이서(230)는 Cu 또는 Cu+CuMo 합금일 수 있다. An interconnection spacer 230 is installed between the lower ceramic substrate 200 and the upper ceramic substrate 300 . The interconnection spacer 230 may perform electrical connection between electrode patterns in place of a connection pin in a substrate having an upper and lower multilayer structure. The interconnection spacer 230 may directly connect between substrates while preventing electrical loss and short circuit, increase bonding strength, and improve electrical characteristics. One end of the interconnection spacer 230 may be bonded to the electrode pattern of the lower ceramic substrate 200 by a brazing bonding method. In addition, the other end of the interconnection spacer 230 may be bonded to the electrode pattern of the upper ceramic substrate 300 by a brazing bonding method or a soldering bonding method. The interconnection spacer 230 may be Cu or a Cu+CuMo alloy.
도 7은 본 발명의 실시예에 의한 상부 세라믹기판을 보인 사시도이고, 도 8은 본 발명의 실시예에 의한 상부 세라믹기판의 상면과 하면을 보인 도면이다.7 is a perspective view showing an upper ceramic substrate according to an embodiment of the present invention, and FIG. 8 is a view showing an upper surface and a lower surface of the upper ceramic substrate according to an embodiment of the present invention.
도 7 및 도 8에 도시된 바에 의하면, 상부 세라믹기판(300)은 하부 세라믹기판(200)의 상부에 배치된다.7 and 8 , the upper ceramic substrate 300 is disposed on the lower ceramic substrate 200 .
상부 세라믹기판(300)은 적층 구조의 중간 기판이다. 상부 세라믹기판(300)은 하면에 반도체 칩(G)을 실장하고, 고속 스위칭을 위한 하이 사이드(High Side) 회로와 로우 사이드(Low Side) 회로를 구성한다. The upper ceramic substrate 300 is an intermediate substrate having a stacked structure. The upper ceramic substrate 300 has a semiconductor chip (G) mounted on its lower surface, and constitutes a high-side circuit and a low-side circuit for high-speed switching.
상부 세라믹기판(300)은 세라믹기재(301)와 세라믹기재(301)의 상하면에 브레이징 접합된 금속층(302,303)을 포함한다. 상부 세라믹기판(300)은 세라믹기재의 두께가 0.38t이고 세라믹기재의 상면(300a)과 하면(300b)에 전극 패턴의 두께가 0.3t인 것을 일 예로 한다. 세라믹기판은 상면과 하면의 패턴 두께가 동일해야 브레이징시 틀어지지 않는다. The upper ceramic substrate 300 includes a ceramic substrate 301 and metal layers 302 and 303 brazed to upper and lower surfaces of the ceramic substrate 301 . For the upper ceramic substrate 300, the thickness of the ceramic substrate is 0.38t and the thickness of the electrode pattern on the upper surface 300a and the lower surface 300b of the ceramic substrate is 0.3t as an example. The ceramic substrate must have the same pattern thickness on the upper and lower surfaces to prevent distortion during brazing.
상부 세라믹기판(300)의 상면의 금속층(302)이 형성하는 전극 패턴은 제1 전극 패턴(a), 제2 전극 패턴(b), 제3 전극 패턴(c)으로 구분된다. 상부 세라믹기판(300)의 하면의 금속층(303)이 형성하는 전극 패턴은 상부 세라믹기판(300)의 상면의 금속층(302)이 형성하는 전극 패턴과 대응된다. 상부 세라믹기판(300)의 상면의 전극 패턴을 제1 전극 패턴(a), 제2 전극 패턴(b), 제3 전극 패턴(c)으로 구분한 것은 고속 스위칭을 위해 하이 사이드(High Side) 회로와 로우 사이드(Low Side) 회로로 분리하기 위함이다. The electrode pattern formed by the metal layer 302 on the upper surface of the upper ceramic substrate 300 is divided into a first electrode pattern (a), a second electrode pattern (b), and a third electrode pattern (c). The electrode pattern formed by the metal layer 303 on the lower surface of the upper ceramic substrate 300 corresponds to the electrode pattern formed by the metal layer 302 on the upper surface of the upper ceramic substrate 300 . The division of the electrode pattern on the upper surface of the upper ceramic substrate 300 into a first electrode pattern (a), a second electrode pattern (b), and a third electrode pattern (c) is a high-side circuit for high-speed switching. and to separate the low-side circuit.
반도체 칩(G)은 상부 세라믹기판(300)의 하면(300b)에 솔더(Solder), 은 페이스트(Ag Paste) 등의 접착층에 의해 플립칩(flip chip) 형태로 구비된다. 반도체 칩(G)이 상부 세라믹기판(300)의 하면에 플립칩 형태로 구비됨에 따라 와이어 본딩이 생략되어 인덕턴스 값을 최대한 낮출 수가 있게 되어, 이에 의해 방열 성능 또한 개선시킬 수 있다. The semiconductor chip G is provided in the form of a flip chip by an adhesive layer such as solder or silver paste on the lower surface 300b of the upper ceramic substrate 300 . As the semiconductor chip G is provided in the form of a flip chip on the lower surface of the upper ceramic substrate 300, wire bonding is omitted, so that the inductance value can be reduced as much as possible, thereby improving the heat dissipation performance.
도 8에 도시된 바와 같이, 반도체 칩(G)은 고속 스위칭을 위해 2개씩 병렬로 연결될 수 있다. 반도체 칩(G)은 2개가 상부 세라믹기판(300)의 전극 패턴 중 제1 전극 패턴(a)과 제2 전극 패턴(b)을 연결하는 위치에 배치되고, 나머지 2개가 제2 전극 패턴(b)과 제3 전극 패턴(c)을 연결하는 위치에 병렬로 배치된다. 일 예로 반도체 칩(G) 하나의 용량은 150A이다. 따라서 반도체 칩(G) 2개를 병렬 연결하여 용량이 300A가 되도록 한다. 반도체 칩(G)은 GaN 칩이다.As shown in FIG. 8 , two semiconductor chips G may be connected in parallel for high-speed switching. Two semiconductor chips (G) are disposed at positions connecting the first electrode pattern (a) and the second electrode pattern (b) among the electrode patterns of the upper ceramic substrate 300, and the other two are the second electrode pattern (b). ) and the third electrode pattern (c) are arranged in parallel at a position connecting it. For example, the capacity of one semiconductor chip G is 150A. Therefore, two semiconductor chips (G) are connected in parallel so that the capacity becomes 300A. The semiconductor chip G is a GaN chip.
반도체 칩(G)을 사용하는 파워모듈의 목적은 고속 스위칭에 있다. 고속 스위칭을 위해서는 Gate drive IC 단자에서 반도체 칩(G)의 Gate 단자 간이 매우 짧은 거리로 연결되는 것이 중요하다. 따라서 반도체 칩(G) 간을 병렬로 연결하여 Gate drive IC와 Gate 단자 간 연결 거리를 최소화한다. 또한, 반도체 칩(G)이 고속으로 스위칭하기 위해서는 반도체 칩(G)의 Gate 단자와 Source 단자가 동일한 간격을 유지하는 것이 중요하다. 이를 위해 반도체 칩(G)과 반도체 칩(G)의 사이의 중심에 연결핀이 연결되도록 Gate 단자와 Source 단자를 배치할 수 있다. Gate 단자와 Source 단자가 동일한 간격을 유지하지 않거나 패턴의 길이가 달라지면 문제가 발생한다. The purpose of the power module using the semiconductor chip G is high-speed switching. For high-speed switching, it is important that the gate drive IC terminal be connected by a very short distance between the gate terminal of the semiconductor chip (G). Therefore, the connection distance between the gate drive IC and the gate terminal is minimized by connecting the semiconductor chips G in parallel. In addition, in order for the semiconductor chip G to switch at high speed, it is important that the gate terminal and the source terminal of the semiconductor chip G maintain the same distance. To this end, the gate terminal and the source terminal may be disposed such that the connection pin is connected to the center between the semiconductor chip G and the semiconductor chip G. If the gate terminal and the source terminal do not keep the same distance or the length of the pattern is different, a problem occurs.
Gate 단자는 낮은 전압을 이용하여 반도체 칩(G)을 온오프(on/off)시키는 단자이다. Gate 단자는 연결핀을 통해 PCB 기판(400)과 연결될 수 있다. Source 단자는 고전류가 들어오고 나가는 단자이다. 반도체 칩(G)은 Drain 단자를 포함하며, Source 단자와 Drain 단자는 N형과 P형으로 구분되어 전류의 방향을 바꿀 수 있다. Source 단자와 Drain 단자는 반도체 칩(G)을 실장하는 전극 패턴인 제1 전극 패턴(a), 제2 전극 패턴(b), 제3 전극 패턴(c)을 통해 전류의 입출력을 담당한다. Source 단자와 Drain 단자는 전원의 입출력을 담당하는 도 1의 제1 단자(610) 및 제2 단자(620)와 연결된다. The gate terminal is a terminal for turning on/off the semiconductor chip G by using a low voltage. The gate terminal may be connected to the PCB substrate 400 through a connection pin. The source terminal is a terminal for high current to enter and exit. The semiconductor chip G includes a drain terminal, and the source terminal and the drain terminal are divided into N-type and P-type so that the direction of the current can be changed. The source terminal and the drain terminal are responsible for input and output of current through the first electrode pattern (a), the second electrode pattern (b), and the third electrode pattern (c), which are electrode patterns for mounting the semiconductor chip (G). The source terminal and the drain terminal are connected to the first terminal 610 and the second terminal 620 of FIG. 1 in charge of input and output of power.
도 1 및 도 8을 참조하면, 도 1에 도시된 제1 단자(610)는 +단자와 -단자를 포함하며, 제1 단자(610)에서 +단자로 유입된 전원은 도 8에 도시된 상부 세라믹기판(300)의 제1 전극 패턴(a), 제1 전극 패턴(a)과 제2 전극 패턴(b)의 사이에 배치된 반도체 칩(G) 및 제2 전극 패턴(b)을 통해 제2 단자(620)로 출력된다. 그리고 도 1에 도시된 제2 단자(620)로 유입된 전원은 도 8에 도시된 제2 전극 패턴(b), 제2 전극 패턴(b)과 제3 전극 패턴(c)의 사이에 배치된 반도체 칩(G) 및 제3 전극 패턴(c)을 통해 제1 단자(610)의 -단자로 출력된다. 예컨데, 제1 단자(610)에서 유입되고 반도체 칩(G)을 통과하여 제2 단자(620)로 출력되는 전원을 하이 사이드(High Side), 제2 단자(620)에서 유입되고 반도체 칩(G)을 통과하여 제1 단자(610)로 출력되는 전원을 로우 사이드(Low Side)가 된다.1 and 8 , the first terminal 610 shown in FIG. 1 includes a + terminal and a - terminal, and power introduced from the first terminal 610 to the + terminal is the upper portion shown in FIG. 8 . Through the first electrode pattern (a) of the ceramic substrate 300, the semiconductor chip (G) and the second electrode pattern (b) disposed between the first electrode pattern (a) and the second electrode pattern (b) 2 is output to the terminal 620 . And the power supplied to the second terminal 620 shown in FIG. 1 is disposed between the second electrode pattern (b), the second electrode pattern (b) and the third electrode pattern (c) shown in FIG. 8 . It is output to the - terminal of the first terminal 610 through the semiconductor chip G and the third electrode pattern c. For example, power flowing in from the first terminal 610 and passing through the semiconductor chip G and output to the second terminal 620 is introduced from the high side and the second terminal 620 and the semiconductor chip G ) through the power output to the first terminal 610 becomes a low side (Low Side).
도 7에 도시된 바에 의하면, 상부 세라믹기판(300)은 NTC 온도센서(210)에 대응하는 부분에 커팅부(310)가 형성될 수 있다. 하부 세라믹기판(200)의 상면에 NTC 온도센서(210)가 장착된다. NTC 온도센서(210)는 반도체 칩(G)의 발열로 인한 파워모듈 내의 온도 정보를 제공하기 위한 것이다. 그런데 NTC 온도센서(210)의 두께가 하부 세라믹기판(200)과 상부 세라믹기판(300)의 사이의 간격에 비해 두꺼워 NTC 온도센서(210)와 상부 세라믹기판(300)의 간섭이 발생한다. 이를 해결하기 위해 NTC 온도센서(210)와 간섭되는 부분의 상부 세라믹기판(300)을 커팅하여 커팅부(310)를 형성한다. As shown in FIG. 7 , the upper ceramic substrate 300 may have a cutting part 310 formed in a portion corresponding to the NTC temperature sensor 210 . An NTC temperature sensor 210 is mounted on the upper surface of the lower ceramic substrate 200 . The NTC temperature sensor 210 is for providing temperature information in the power module due to heat generation of the semiconductor chip G. However, since the thickness of the NTC temperature sensor 210 is thicker than the gap between the lower ceramic substrate 200 and the upper ceramic substrate 300 , interference between the NTC temperature sensor 210 and the upper ceramic substrate 300 occurs. In order to solve this problem, the upper ceramic substrate 300 of the portion that interferes with the NTC temperature sensor 210 is cut to form a cutting portion 310 .
커팅부(310)를 통해 상부 세라믹기판(300)과 하부 세라믹기판(200)의 사이 공간에 몰딩을 위한 실리콘액 또는 에폭시를 주입할 수 있다. 상부 세라믹기판(300)과 하부 세라믹기판(200)의 사이를 절연하기 위해 실리콘액 또는 에폭시를 주입해야 한다. 상부 세라믹기판(300)과 하부 세라믹기판(200)에 실리콘액 또는 에폭시를 주입하기 위해 상부 세라믹기판(300)의 한쪽면을 커팅하여 커팅부(310)를 형성할 수 있으며, 커팅부(310)는 NTC 온도센서(210)와 대응되는 위치에 형성하여 상부 세라믹기판(300)과 NTC 온도센서(210)의 간섭도 방지할 수 있다. 실리콘액 또는 에폭시는 반도체 칩(G)의 보호, 진동의 완화 및 절연의 목적으로 하부 세라믹기판(200)과 상부 세라믹기판(300) 사이의 공간과 상부 세라믹기판(300)과 PCB 기판(400) 사이의 공간에 충진할 수 있다.A silicone liquid or epoxy for molding may be injected into the space between the upper ceramic substrate 300 and the lower ceramic substrate 200 through the cutting part 310 . In order to insulate between the upper ceramic substrate 300 and the lower ceramic substrate 200, silicone liquid or epoxy must be injected. In order to inject silicon liquid or epoxy into the upper ceramic substrate 300 and the lower ceramic substrate 200, one side of the upper ceramic substrate 300 may be cut to form a cutting portion 310, and the cutting portion 310 may be formed. is formed at a position corresponding to the NTC temperature sensor 210 to prevent interference between the upper ceramic substrate 300 and the NTC temperature sensor 210 . Silicon liquid or epoxy is used in the space between the lower ceramic substrate 200 and the upper ceramic substrate 300 and the upper ceramic substrate 300 and the PCB substrate 400 for the purpose of protecting the semiconductor chip (G), alleviating vibration, and insulating. You can fill in the space between them.
상부 세라믹기판(300)에 쓰루홀(Through Hole)(320)이 형성된다. 쓰루홀(320)은 상하 복층의 기판 구조에서 상부 세라믹기판(300)에 실장되는 반도체 칩(G)을 PCB 기판(400)에 실장되는 구동소자와 최단거리로 연결하고, 하부 세라믹기판(200)에 실장된 NTC 온도센서(210)를 PCB 기판(400)에 실장되는 구동소자와 최단거리로 연결하기 위한 것이다. A through hole 320 is formed in the upper ceramic substrate 300 . The through hole 320 connects the semiconductor chip G mounted on the upper ceramic substrate 300 to the driving element mounted on the PCB substrate 400 in the shortest distance in the substrate structure of the upper and lower multilayers, and the lower ceramic substrate 200 It is to connect the NTC temperature sensor 210 mounted to the PCB substrate 400 with the driving device mounted on the shortest distance.
쓰루홀(320)은 반도체 칩이 설치되는 위치에 2개씩 8개가 형성되고, NTC 온도센서가 설치되는 위치에 2개가 설치되어 총 10개가 형성될 수 있다. 또한, 쓰루홀(320)은 상부 세라믹기판(300)에서 제1 전극 패턴(a)과 제3 전극 패턴(c)이 형성된 부분에 다수 개가 형성될 수 있다. Eight through-holes 320 are formed at a position where the semiconductor chip is installed, and two through-holes are installed at a position where the NTC temperature sensor is installed, so that a total of 10 can be formed. In addition, a plurality of through-holes 320 may be formed in the portion where the first electrode pattern a and the third electrode pattern c are formed in the upper ceramic substrate 300 .
제1 전극 패턴(a)에 형성된 다수 개의 쓰루홀(320)은 상부 세라믹기판(300)의 상면의 제1 전극 패턴(a)으로 유입된 전류가 상부 세라믹기판(300)의 하면에 형성된 제1 전극 패턴(a)으로 이동하고 반도체 칩(G)으로 유입되도록 한다. 제3 전극 패턴(c)에 형성된 다수 개의 쓰루홀(320)은 반도체 칩(G)으로 유입된 전류가 상부 세라믹기판(300)의 하면의 제3 전극 패턴(c)을 통해 상부 세라믹기판(300)의 상면의 제3 전극 패턴(c)으로 이동하도록 한다.The plurality of through holes 320 formed in the first electrode pattern (a) allow the current flowing into the first electrode pattern (a) of the upper surface of the upper ceramic substrate 300 to be formed on the lower surface of the upper ceramic substrate 300 . It moves to the electrode pattern (a) and flows into the semiconductor chip (G). The plurality of through-holes 320 formed in the third electrode pattern (c) allow the current flowing into the semiconductor chip (G) to pass through the third electrode pattern (c) of the lower surface of the upper ceramic substrate (300) to the upper ceramic substrate (300). ) to move to the third electrode pattern (c) on the upper surface.
쓰루홀(320)의 직경은 0.5mm~5.0mm일 수 있다. 쓰루홀(320)에는 연결핀이 설치되어 PCB 기판의 전극 패턴과 연결되고 이를 통해 PCB 기판(400)에 실장되는 구동소자와 연결될 수 있다. 상하 복층의 기판 구조에서 쓰루홀(320) 및 쓰루홀(320)에 설치되는 연결핀을 통한 전극 패턴 간 연결은 최단 거리 연결을 통해 다양한 출력 손실을 제거하여 파워모듈의 크기에 따른 제약을 개선하는데 기여할 수 있다.The through hole 320 may have a diameter of 0.5 mm to 5.0 mm. A connection pin is installed in the through hole 320 to be connected to the electrode pattern of the PCB substrate, and may be connected to the driving device mounted on the PCB substrate 400 through this. The connection between the electrode patterns through the through-holes 320 and the connection pins installed in the through-holes 320 in the upper and lower multi-layered substrate structure eliminates various output losses through the shortest distance connection, thereby improving the constraints according to the size of the power module. can contribute
상부 세라믹기판(300)의 전극 패턴에는 복수 개의 비아홀(330)이 형성될 수 있다. 비아홀(330)은 기판 면적 대비 최소 50% 이상 가공될 수 있다. 상술한 비아홀(330)의 면적은 기판 면적 대비 최소 50% 이상 적용되는 예로 들어 설명하였으나, 이에 한정되는 것은 아니며 50% 이하로 가공될 수도 있다.A plurality of via holes 330 may be formed in the electrode pattern of the upper ceramic substrate 300 . The via hole 330 may be processed by at least 50% of the substrate area. The area of the via hole 330 described above has been described as an example in which at least 50% or more of the substrate area is applied, but the present invention is not limited thereto and may be processed to 50% or less.
일 예로 제1 전극 패턴(a)에는 152개의 비아홀이 형성되고 제2 전극 패턴(b)에는 207개의 비아홀이 형성되고 제3 전극 패턴(c)에는 154개의 비아홀이 형성될 수 있다. 각 전극 패턴에 형성되는 복수 개의 비아홀(330)은 대전류 통전 및 대전류 분산을 위한 것이다. 하나의 슬롯 형태로 상부 세라믹기판(300)의 상면의 전극 패턴과 하면의 전극 패턴을 도통시키면 한쪽으로만 고전류가 흘러 쇼트, 과열 등의 문제가 발생할 수 있다. For example, 152 via holes may be formed in the first electrode pattern (a), 207 via holes may be formed in the second electrode pattern (b), and 154 via holes may be formed in the third electrode pattern (c). The plurality of via holes 330 formed in each electrode pattern are for conducting a large current and distributing a large current. When the electrode pattern on the upper surface and the electrode pattern on the lower surface of the upper ceramic substrate 300 are conducted in the form of a single slot, a high current flows only in one side, and problems such as short circuit and overheating may occur.
비아홀(330)에는 전도성 물질이 충진된다. 전도성 물질은 Ag 또는 Ag 합금일 수 있다. Ag 합금은 Ag-Pd 페이스트일 수 있다. 비아홀(330)에 충진된 전도성 물질은 상부 세라믹기판(300)의 상면의 전극 패턴과 하면의 전극 패턴을 전기적으로 연결한다. 비아홀(330)은 레이저 가공하여 형성할 수 있다. 비아홀(330)은 도 8의 확대도에서 확인할 수 있다.The via hole 330 is filled with a conductive material. The conductive material may be Ag or an Ag alloy. The Ag alloy may be an Ag-Pd paste. The conductive material filled in the via hole 330 electrically connects the electrode pattern on the upper surface and the electrode pattern on the lower surface of the upper ceramic substrate 300 . The via hole 330 may be formed by laser processing. The via hole 330 can be seen in the enlarged view of FIG. 8 .
도 9는 본 발명의 실시예에 의한 PCB 기판의 평면도이다.9 is a plan view of a PCB substrate according to an embodiment of the present invention.
도 9에 도시된 바에 의하면, PCB 기판(400)은 반도체 칩(G)을 스위칭하거나 NTC 온도센서(도 7의 도면부호 210)가 감지한 정보를 이용하여 반도체 칩(GaN 칩)을 스위칭하기 위한 구동소자가 실장된다. 구동소자는 Gate Drive IC를 포함한다.As shown in FIG. 9 , the PCB substrate 400 is for switching the semiconductor chip G or for switching the semiconductor chip (GaN chip) using information sensed by the NTC temperature sensor (reference numeral 210 in FIG. 7 ). The driving element is mounted. The driving device includes a Gate Drive IC.
PCB 기판(400)은 상면에 캐패시터(410)가 장착된다. 캐패시터(410)는 상부 세라믹기판(300)의 제1 전극 패턴(a)과 제2 전극 패턴(b)을 연결하도록 배치된 반도체 칩(G)과 상부 세라믹기판(300)의 제2 전극 패턴(b)과 제3 전극 패턴(c)을 연결하도록 배치된 반도체 칩(G)의 사이에 해당하는 위치인 PCB 기판(400)의 상면에 장착된다. A capacitor 410 is mounted on the PCB substrate 400 . The capacitor 410 includes a semiconductor chip G disposed to connect the first electrode pattern a and the second electrode pattern b of the upper ceramic substrate 300 and a second electrode pattern (G) of the upper ceramic substrate 300 . It is mounted on the upper surface of the PCB substrate 400 at a position corresponding to a position between the semiconductor chip G disposed to connect b) and the third electrode pattern c.
반도체 칩(G)의 사이에 해당하는 위치인 PCB 기판(400)의 상면에 캐패시터(410)가 장착되면, 연결핀(도 10의 도면부호 900)을 이용하여 반도체 칩(G)과 Drive IC 회로를 최단거리로 연결할 수 있으므로 고속 스위칭에 보다 유리하다. 일 예로, 캐패시터(410)는 용량을 맞추기 위해 10개가 병렬로 연결될 수 있다. 입력단에 디커플링용도로 2.5㎌ 이상을 확보하기 위해서는 고전압의 캐패시터 10개를 연결하여 용량을 확보해야 한다. 관련식은 56㎌/630V×5ea= 2.8㎌에서 확인된다. Gate Drive IC 회로는 High side gate drive IC와 Low side gate drive IC를 포함한다. When the capacitor 410 is mounted on the upper surface of the PCB substrate 400, which is a position between the semiconductor chips G, the semiconductor chip G and the Drive IC circuit using a connection pin (reference numeral 900 in FIG. 10). can be connected in the shortest distance, which is more advantageous for high-speed switching. As an example, ten capacitors 410 may be connected in parallel to match their capacity. In order to secure more than 2.5㎌ for decoupling at the input terminal, 10 high-voltage capacitors must be connected to secure the capacity. The related equation is confirmed at 56㎌/630V×5ea = 2.8㎌. The gate drive IC circuit includes a high side gate drive IC and a low side gate drive IC.
본 발명은 도면과 명세서에 최적의 실시예들이 개시되었다. 여기서, 특정한 용어들이 사용되었으나, 이는 단지 본 발명을 설명하기 위한 목적에서 사용된 것이지 의미 한정이나 청구범위에 기재된 본 발명의 범위를 제한하기 위하여 사용된 것은 아니다. 그러므로 본 발명은 기술분야의 통상의 지식을 가진 자라면, 이로부터 다양한 변형 및 균등한 타 실시예가 가능하다는 점을 이해할 것이다. 따라서, 본 발명의 진정한 기술적 권리범위는 첨부된 청구범위의 기술적 사상에 의해 정해져야 할 것이다.BRIEF DESCRIPTION OF THE DRAWINGS The present invention is disclosed in the drawings and in the specification with preferred embodiments. Here, although specific terms have been used, they are only used for the purpose of describing the present invention and are not used to limit the meaning or scope of the present invention described in the claims. Therefore, it will be understood by those skilled in the art that various modifications and equivalent other embodiments of the present invention are possible therefrom. Accordingly, the true technical scope of the present invention should be defined by the technical spirit of the appended claims.

Claims (16)

  1. 중앙에 상하로 개구되는 빈 공간이 형성되며 플라스틱 재질로 이루어진 하우징; 및a housing having an empty space opening vertically in the center and made of a plastic material; and
    상기 하우징의 양측에 위치하며 도전성 금속으로 이루어진 단자;terminals located on both sides of the housing and made of conductive metal;
    를 포함하며, includes,
    상기 단자는 인서트 사출을 통해 상기 하우징과 일체화된 파워모듈.The terminal is a power module integrated with the housing through insert injection.
  2. 제1항에 있어서, According to claim 1,
    상기 하우징은 네 모서리에 체결공이 형성되고, The housing has fastening holes formed at four corners,
    상기 체결공에는 상기 하우징에 방열판을 고정하기 위한 고정볼트가 체결되는 파워모듈.A power module to which a fixing bolt for fixing the heat sink to the housing is fastened to the fastening hole.
  3. 제1항에 있어서, According to claim 1,
    상기 단자는 상기 하우징의 일측에 위치하는 제1 단자와 반대되는 타측에 위치하는 제2 단자를 포함하고, The terminal includes a second terminal located on the other side opposite to the first terminal located on one side of the housing,
    상기 제1 단자와 상기 제2 단자는 일단이 상기 하우징의 빈 공간으로 노출되고 반대되는 타단은 상기 하우징의 상면으로 노출되며 지지공이 형성된 파워모듈.The first terminal and the second terminal have one end exposed to the empty space of the housing and the other end exposed to the upper surface of the housing, the power module having a support hole.
  4. 제3항에 있어서, 4. The method of claim 3,
    상기 지지공에는 외부 단자를 연결하여 고정하기 위한 지지볼트가 체결되는 파워모듈.A power module to which a support bolt for connecting and fixing an external terminal is fastened to the support hole.
  5. 제1항에 있어서, According to claim 1,
    상기 하우징은 내측면에 적어도 하나 이상의 안내리브와 걸림턱이 형성된 파워모듈. The housing is a power module having at least one guide rib and a locking protrusion formed on an inner surface thereof.
  6. 제5항에 있어서, 6. The method of claim 5,
    상기 하우징의 하면에 가장자리가 접합되며 상기 하우징의 빈 공간을 통해 상면이 노출되는 방열판;a heat sink having an edge joined to a lower surface of the housing and exposing an upper surface through an empty space of the housing;
    상기 방열판의 상면에 접합되고 상기 하우징의 빈 공간에 배치되는 하부 세라믹기판; a lower ceramic substrate bonded to an upper surface of the heat sink and disposed in an empty space of the housing;
    상기 하부 세라믹기판의 상부에 이격되게 배치되며 하면에 반도체 칩이 실장되는 상부 세라믹기판; 및an upper ceramic substrate spaced apart from the lower ceramic substrate and having a semiconductor chip mounted thereon; and
    상기 상부 세라믹기판의 상부에 이격되게 배치되고 상기 하우징에 상기 걸림턱으로 고정되는 PCB 기판;을 포함하는 파워모듈. and a PCB substrate spaced apart from the upper ceramic substrate and fixed to the housing by the locking protrusion.
  7. 제6항에 있어서, 7. The method of claim 6,
    상기 PCB 기판은 외측면을 둘러 상기 안내리브가 안내되는 안내홈과 상기 걸림턱이 통과되고 걸어지기 위한 안내홈이 형성된 파워모듈. The PCB substrate has a power module formed with a guide groove for guiding the guide rib and a guide groove for passing through and hanging on the guiding rib.
  8. 제1항에 있어서, According to claim 1,
    상기 하우징은 방열 플라스틱 재질로 형성되고,The housing is formed of a heat-dissipating plastic material,
    상기 단자는 구리 또는 구리 합금으로 형성되는 파워모듈.The terminal is a power module formed of copper or a copper alloy.
  9. 중앙에 상하로 개구되는 빈 공간이 형성되며 사출 재질로 이루어진 하우징; 및a housing having an empty space opening vertically in the center and made of an injection material; and
    상기 하우징의 양측에 위치한 단자;terminals located on both sides of the housing;
    를 포함하는 파워모듈.A power module comprising a.
  10. 제9항에 있어서, 10. The method of claim 9,
    상기 하우징은 네 모서리에 체결공이 형성된 파워모듈.The housing is a power module in which fastening holes are formed at four corners.
  11. 제9항에 있어서, 10. The method of claim 9,
    상기 단자는 상기 하우징의 일측에 위치하는 제1 단자와 상기 제1 단자와 반대되는 타측에 위치하는 제2 단자를 포함하고, The terminal includes a first terminal positioned on one side of the housing and a second terminal positioned on the other side opposite to the first terminal,
    상기 제1 단자와 상기 제2 단자는 외부 단자와 연결하기 위한 지지볼트가 체결되는 지지공이 형성된 파워모듈. The first terminal and the second terminal are formed with a support hole to which a support bolt for connecting to an external terminal is fastened.
  12. 제9항에 있어서, 10. The method of claim 9,
    상기 하우징은 방열 플라스틱 재질로 이루어진 파워모듈. The housing is a power module made of a heat-dissipating plastic material.
  13. 제9항에 있어서, 10. The method of claim 9,
    상기 하우징은 엔지니어링 플라스틱 재질로 이루어진 파워모듈.The housing is a power module made of an engineering plastic material.
  14. 제9항에 있어서, 10. The method of claim 9,
    상기 하우징은 단열 재질로 이루어진 파워모듈. The housing is a power module made of an insulating material.
  15. 제9항에 있어서, 10. The method of claim 9,
    상기 하우징의 하면에 가장자리가 접합되며 상기 하우징의 빈 공간을 통해 상면이 노출되는 방열판;a heat sink having an edge joined to a lower surface of the housing and exposing an upper surface through an empty space of the housing;
    상기 방열판의 상면에 접합되고 상기 하우징의 빈 공간에 배치되는 하부 세라믹기판; a lower ceramic substrate bonded to an upper surface of the heat sink and disposed in an empty space of the housing;
    상기 하부 세라믹기판의 상부에 이격되게 배치되며 하면에 반도체 칩이 실장되는 상부 세라믹기판; 및an upper ceramic substrate spaced apart from the lower ceramic substrate and having a semiconductor chip mounted thereon; and
    상기 상부 세라믹기판의 상부에 이격되게 배치되고 상기 하우징에 고정되는 PCB 기판;a PCB substrate spaced apart from the upper ceramic substrate and fixed to the housing;
    을 포함하는 파워모듈. A power module comprising a.
  16. 제15항에 있어서, 16. The method of claim 15,
    상기 하우징은 내측면에 적어도 하나 이상의 안내리브와 걸림턱이 형성되고, The housing has at least one guide rib and a locking protrusion formed on an inner surface thereof,
    상기 PCB 기판은 외측면을 둘러 상기 안내리브가 안내되는 안내홈과 상기 걸림턱이 통과되고 걸어지기 위한 안내홈이 형성된 파워모듈. The PCB substrate has a power module formed with a guide groove for guiding the guide rib and a guide groove for passing through and hanging on the guiding rib.
PCT/KR2021/005881 2020-05-15 2021-05-11 Power module WO2021230620A1 (en)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
KR10-2020-0058417 2020-05-15
KR20200058411 2020-05-15
KR10-2020-0058411 2020-05-15
KR20200058417 2020-05-15

Publications (1)

Publication Number Publication Date
WO2021230620A1 true WO2021230620A1 (en) 2021-11-18

Family

ID=78524587

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/KR2021/005881 WO2021230620A1 (en) 2020-05-15 2021-05-11 Power module

Country Status (2)

Country Link
KR (1) KR20210141372A (en)
WO (1) WO2021230620A1 (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20110009729U (en) * 2010-04-07 2011-10-13 엘에스산전 주식회사 Power semiconductor module
KR20140135443A (en) * 2013-05-16 2014-11-26 주식회사 케이이씨 method for fabricating semiconductor module and semiconductor module thereof
KR20160040978A (en) * 2014-10-06 2016-04-15 주식회사 솔루엠 Power module and manufacturing method thereof
US20170213777A1 (en) * 2015-04-27 2017-07-27 Fuji Electric Co., Ltd. Semiconductor device
KR20190110376A (en) * 2018-03-20 2019-09-30 엘지전자 주식회사 Power module of double-faced cooling and method for manufacturing thereof

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101836658B1 (en) 2016-06-29 2018-03-09 현대자동차주식회사 Power module and manufacturing method therefor

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20110009729U (en) * 2010-04-07 2011-10-13 엘에스산전 주식회사 Power semiconductor module
KR20140135443A (en) * 2013-05-16 2014-11-26 주식회사 케이이씨 method for fabricating semiconductor module and semiconductor module thereof
KR20160040978A (en) * 2014-10-06 2016-04-15 주식회사 솔루엠 Power module and manufacturing method thereof
US20170213777A1 (en) * 2015-04-27 2017-07-27 Fuji Electric Co., Ltd. Semiconductor device
KR20190110376A (en) * 2018-03-20 2019-09-30 엘지전자 주식회사 Power module of double-faced cooling and method for manufacturing thereof

Also Published As

Publication number Publication date
KR20210141372A (en) 2021-11-23

Similar Documents

Publication Publication Date Title
WO2019182216A1 (en) Double-sided cooling type power module and manufacturing method therefor
US20220319975A1 (en) Semiconductor device
WO2021112590A2 (en) Power semiconductor module
WO2020159031A1 (en) Power semiconductor module package and manufacturing method of same
WO2021162369A1 (en) Power module and method for manufacturing same
WO2022005099A1 (en) Power module, and method for manufacturing same
WO2021230620A1 (en) Power module
KR20220013663A (en) Power module
WO2021241951A1 (en) Power module
WO2021230617A1 (en) Power module
KR20220004437A (en) Power module
KR20220004440A (en) Power module
KR20220004442A (en) Power module
WO2022005134A1 (en) Power module
KR20220004445A (en) Power module
KR20220015220A (en) Power module and manufacturing method thereof
KR20220010180A (en) Power module
WO2021230621A1 (en) Power module
WO2020166901A1 (en) Circuit board
WO2021230623A1 (en) Power module
WO2022270960A1 (en) Power module
WO2022005133A1 (en) Power module
WO2021230615A1 (en) Power module and method for manufacturing same
WO2021241950A1 (en) Power module
WO2023033425A1 (en) Ceramic substrate for power module, method for manufacturing same, and power module having same

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 21803187

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 21803187

Country of ref document: EP

Kind code of ref document: A1