WO2021098721A1 - Procédé et dispositif de configuration d'estampille temporelle, procédé et dispositif de synchronisation d'horloge, support de stockage et dispositif électronique - Google Patents

Procédé et dispositif de configuration d'estampille temporelle, procédé et dispositif de synchronisation d'horloge, support de stockage et dispositif électronique Download PDF

Info

Publication number
WO2021098721A1
WO2021098721A1 PCT/CN2020/129768 CN2020129768W WO2021098721A1 WO 2021098721 A1 WO2021098721 A1 WO 2021098721A1 CN 2020129768 W CN2020129768 W CN 2020129768W WO 2021098721 A1 WO2021098721 A1 WO 2021098721A1
Authority
WO
WIPO (PCT)
Prior art keywords
code
frame
time stamp
message
positional relationship
Prior art date
Application number
PCT/CN2020/129768
Other languages
English (en)
Chinese (zh)
Inventor
郑金辉
冯全全
仲建锋
胡达
Original Assignee
深圳市中兴微电子技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 深圳市中兴微电子技术有限公司 filed Critical 深圳市中兴微电子技术有限公司
Publication of WO2021098721A1 publication Critical patent/WO2021098721A1/fr

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0635—Clock or time synchronisation in a network
    • H04J3/0638—Clock or time synchronisation among nodes; Internode synchronisation
    • H04J3/0658—Clock or time synchronisation among packet nodes
    • H04J3/0661—Clock or time synchronisation among packet nodes using timestamps
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0635—Clock or time synchronisation in a network
    • H04J3/0638—Clock or time synchronisation among nodes; Internode synchronisation
    • H04J3/0658—Clock or time synchronisation among packet nodes
    • H04J3/0661—Clock or time synchronisation among packet nodes using timestamps
    • H04J3/067—Details of the timestamp structure

Definitions

  • the present disclosure relates to the communication field, for example, to a time stamp configuration method and device, a clock synchronization method and device, a storage medium, and an electronic device.
  • Flexible Ethernet (Flex Ethernet, FlexE) technology provides a solution for rate adaptation between the media access control layer (Media Access Control, MAC) and the physical layer (Physical Layer, PHY), which can be achieved through bonding (bonding).
  • The) technology realizes the adaptation of the MAC at a rate exceeding the PHY rate, and the adaptation of the MAC at a rate lower than the PHY rate can also be achieved through sub-rate or communication channel selection (channelization).
  • one source clock is used to achieve precise synchronization of the clocks of the entire network, and the time accuracy reaches the nanosecond (nanosecond, ns) level.
  • a time stamp (TimeStamp) is used to synchronize the clocks of the entire network.
  • the time stamp is a set of 80-bit (bit) (or 64-bit) counters.
  • bit or 64-bit
  • the entire network is timed with the same source clock, and the time value is accumulated every clock cycle, and the step cycle is 1ns.
  • the present disclosure provides a time stamp configuration method and device, a clock synchronization method and device, a storage medium, and an electronic device, so as to at least solve the problem that the accuracy of the time stamp processing cannot be ensured in the FlexE protocol, which leads to poor clock synchronization accuracy of the entire network.
  • a time stamp configuration method including:
  • the message according to the positional relationship between the OH frame and the AM code in the message, configure the time stamp of the OH frame.
  • a clock synchronization method including:
  • a time stamp configuration device including:
  • Insertion module configured to insert an OH frame and AM code into the message, wherein the OH frame contains a plurality of OH codes, and the AM code is inserted into the message according to a preset AM cycle; configuration module , Setting to configure the time stamp of the OH frame according to the positional relationship between the OH frame and the AM code in the message.
  • a clock synchronization device including the time stamp configuration device described in the foregoing embodiment, and the clock synchronization device includes:
  • the obtaining module is configured to obtain the time stamps of the OH frames corresponding to the messages in multiple paths; the determining module is configured to determine each time stamp according to the time stamps of the OH frames corresponding to the messages in each path.
  • the path delay of one of the paths; a synchronization module is configured to perform clock synchronization processing according to the plurality of path delays corresponding to the plurality of paths.
  • a computer-readable storage medium is also provided, and a computer program is stored in the computer-readable storage medium, wherein the computer program is configured to execute any of the foregoing methods when running.
  • An electronic device including a memory and a processor, the memory stores a computer program, and the processor is configured to run the computer program to perform any of the above methods.
  • Figure 1 is a functional schematic diagram of an OH frame
  • FIG. 2 is a flowchart of a time stamp configuration method provided by an embodiment of the present invention.
  • FIG. 3 is a schematic diagram of inserting an OH frame in a message according to an embodiment of the present invention.
  • FIG. 4 is a schematic diagram of inserting an AM code in a message according to an embodiment of the present invention.
  • FIG. 5 is a schematic diagram of an OH frame time stamp configuration provided by an embodiment of the present invention.
  • FIG. 6 is a flowchart of a clock synchronization method provided by an embodiment of the present invention.
  • FIG. 7 is a schematic diagram of clock synchronization control provided by an embodiment of the present invention.
  • FIG. 8 is a clock synchronization interaction diagram of a master-slave device according to an embodiment of the present invention.
  • FIG. 9 is a structural block diagram of a time stamp configuration device provided by an embodiment of the present invention.
  • FIG. 10 is a structural block diagram of a clock synchronization device provided by an embodiment of the present invention.
  • the AM code block mechanism can be used to align multiple data; the AM code block is a special 66b code block that is inserted after 64b/66b encoding and deleted before decoding.
  • Each physical coding sublayer channel Physical Coding Sublayer Lane, PCS Lane inserts one AM code block at a fixed interval (for example, 16,383 66b blocks).
  • Figure 1 is a functional schematic diagram of an OH frame.
  • OH frame taking 100G FlexE as an example, a 66-bit OH code block is inserted every 1023*20*64*bit, and the period is about 13.1us. Every 8 OH code blocks form an OH frame, so an OH frame period is 104.77us.
  • every 32 OH frames form a multi-frame. Carry complete control information through OH multiframe.
  • FIG. 2 is a flowchart of a time stamp configuration method provided by an embodiment of the invention. As shown in FIG. 2, the time stamp configuration method in this embodiment includes:
  • S102 Insert an OH frame and an AM code into the message, where the OH frame contains multiple OH codes, and the AM code is inserted into the message according to a preset AM cycle.
  • S104 Configure a time stamp of the OH frame according to the positional relationship between the OH frame and the AM code in the message.
  • the AM period is used to indicate a fixed interval between adjacent AM codes, for example, an AM code block is inserted into an interval of 16,383 66b blocks.
  • the positional relationship between the OH frame and the AM code indicates the AM code corresponding to the position of the OH frame in the message.
  • the time stamp configuration method in this embodiment since the OH frame and AM code can be inserted into the message, the OH frame contains multiple OH codes, and the AM code is inserted into the message according to the preset AM cycle. In the message; and according to the positional relationship between the OH frame and the AM code in the message, the time stamp of the OH frame is configured. Therefore, the time stamp configuration method in this embodiment can solve the problem that the accuracy of the time stamp processing cannot be ensured in the FlexE protocol in the related art, which leads to poor clock synchronization accuracy of the entire network, so as to achieve high-precision time stamp processing and improve FlexE. The effect of the clock synchronization accuracy of the entire network in the protocol.
  • the time stamp of the OH frame is configured according to the positional relationship between the OH frame and the AM code in the message, which means that the AM code is used as the reference for the time stamp configuration of the OH frame in the message, so that the OH frame is The accuracy of the configured time stamp has been significantly improved.
  • step S102 after inserting the OH frame and the AM code in the message, it includes:
  • Configure the AM time stamp corresponding to each AM cycle determine the AM cycle corresponding to the OH frame according to the positional relationship between the OH frame and the AM code in the message; configure the AM time stamp of the AM cycle corresponding to the OH frame as an OH frame Timestamp.
  • Each of the above AM cycles corresponds to an AM time stamp, and the AM time stamp indicates the corresponding time mark of the corresponding AM cycle during the message transmission process.
  • the above configuration of the AM timestamp corresponding to each AM cycle, after inserting the AM code block, the AM timestamp corresponding to all AM cycles can be determined and sent to the corresponding AM cycle, or each AM can be determined in turn during the message transmission process AM timestamp corresponding to the period.
  • the AM period corresponding to the OH frame is determined according to the positional relationship between the OH frame and the AM code in the message, that is, the AM period is indicated according to the position of the AM period in which the OH frame in the message is located.
  • the period is regarded as the AM period corresponding to the OH frame.
  • the foregoing configuration of the AM timestamp corresponding to each AM period includes:
  • Detect the AM code in the message and when the AM code is detected, send a time stamp request to the time stamp processing module, where the time stamp request is used to instruct the time stamp processing module to sample the time stamp value at the current time; to obtain the current time stamp value
  • the time stamp value, and the current time stamp value is configured as the AM time stamp of the AM cycle where the AM code is located.
  • the sending side can usually detect the AM code in the message, and when the AM code is detected, request the time stamp processing module for the AM time stamp corresponding to the AM cycle where the AM code is located.
  • the AM time stamp corresponding to the AM cycle is the time stamp value corresponding to the time when the AM code block is sampled by the time stamp processing module.
  • step S102 inserting an OH frame and an AM code in the message includes:
  • the first AM code and the second AM code are only used to indicate the process of inserting the AM code in the message, and the two adjacent AM codes inserted before and after are respectively inserted; the corresponding report after the insertion of the first AM code and the second AM code is The code blocks in the text are counted corresponding to the first AM code count value and the second AM code count value obtained, that is, after the AM code is inserted in the message, the position of the subsequent code block in the message is indicated. Therefore, according to the first An AM code count value and a second AM code count value can obtain the position of the code block after the first AM code and the second AM code in the message. In this way, when determining the relationship between the OH frame and the AM period, the position of the OH frame relative to the AM code can be obtained.
  • the above-mentioned AM code count value can be realized by a separate counter device. Therefore, when the second AM code count value is counted for the code block after the second AM code is inserted, the first AM code count value needs to be cleared; the above AM code
  • the count value can also be realized by multiple counter devices. In this case, there is no need to clear the count value of the first AM code.
  • step S104 configuring the time stamp of the OH frame according to the positional relationship between the OH frame and the AM code in the message includes:
  • the first OH code and AM code in the OH frame in the message configure the time stamp of the OH frame corresponding to the first OH code; among them, the first OH code is used to indicate the first OH frame in the message OH code.
  • every 8 OH code blocks constitute an OH frame. Therefore, multiple OH code blocks corresponding to an OH frame may be distributed in different positions in an AM cycle or even in different AM cycles.
  • the time stamp of the OH frame corresponding to the first OH code that is, the AM period corresponding to the first OH code in the OH frame as the corresponding OH frame
  • the AM time stamp corresponding to the AM cycle for the OH frame or directly configure the AM time stamp corresponding to the AM cycle corresponding to the first OH code in the OH frame as the AM time stamp corresponding to the OH frame.
  • the foregoing configuration of the time stamp of the OH frame corresponding to the first OH code according to the positional relationship between the first OH code and the AM code in the OH frame in the message includes:
  • the AM code located before the first OH code and adjacent to the first OH code determine the AM period corresponding to the OH frame according to the AM period of the adjacent AM code; configure the AM time stamp of the AM period corresponding to the OH frame It is the time stamp of the OH frame.
  • the adjacent AM code corresponding to the first OH code is used to indicate the AM code that is located before the first OH code and is adjacent to the first OH code in the message.
  • the first detected OH frame at the next moment The first OH code can be the AM code detected first as the adjacent AM code corresponding to the first OH code detected later.
  • the interval between the foregoing adjacent AM codes to the next AM code is the AM period corresponding to the adjacent AM code.
  • the time stamp configuration method in this embodiment further includes:
  • the AM period is determined according to the rate of the serializer (SERializer-DESerializer, SerDes) on the transmitting side.
  • the foregoing determines the AM cycle according to the rate of the serializer SerDes on the transmitting side, that is, indicates that the corresponding AM cycle is determined according to the rate of the SerDes.
  • different SerDes rates can correspond to different AM cycles to insert AM codes.
  • OH multiframes are used to carry complete control information; according to different SerDes rates, OH multiframe control information is different.
  • rate of SerDes is 100G, 32 OH frames form one OH multiframe; when the rate of SerDes is 50G, 16 OH frames form one OH multiframe; when the rate of SerDes is 25G, 8 OH frames form one OH multiframe; when the rate of SerDes is 200G, 2 100G OH multiframes are grouped; when the rate of SerDes is 400G, 4 100G OH multiframes are grouped; when the rate of SerDes is 800G, 8 The 100G OH multiframe is a group, and so on.
  • Fig. 3 is a schematic diagram of inserting OH frames in a message provided by an embodiment of the present invention. As shown in Fig. 3, taking the SerDes rate of 100G as an example, every 20 code blocks in the message (that is, as shown in Fig. 3) (Shows slot0 to slot19) insert an OH code, repeat this, inserting 8 OH codes to complete the insertion of an OH frame, and inserting 32 OH frames as an OH multiframe.
  • Fig. 4 is a schematic diagram of AM code insertion in a message provided by an embodiment of the present invention.
  • SerDes rate 100G
  • each path that is, the PCS Lane shown in Fig. 4
  • PCS Lane 19 0 to PCS Lane 19
  • insert an AM code every 16383 code blocks that is, the AM period between two AM codes is 16383 code blocks.
  • the AM code inserted in the multiple paths allows the messages in the multiple paths to be aligned.
  • the FlexE sending side detects the AM code in the message at the SerDes exit.
  • the sending side sends a time stamp request to the time stamp processing module to request to sample the time corresponding to the AM code currently detected
  • the time will be returned to the FlexE sending side as the AM time stamp, and the sending side will use the AM time stamp as the AM time stamp of the AM cycle where the AM code is located.
  • the FlexE sending side detects the OH code in the message at the SerDes exit.
  • the OH code in the OH frame can be detected through the special control word 0x4B; when the first OH code of the first OH frame is detected, it is the first OH code.
  • calculate the relative position of the current OH code from the previous AM code that is, calculate the relative position of the current first OH code from the adjacent AM code.
  • the relative position is in the message It is expressed by the number of bits, that is, the number of the above-mentioned code blocks.
  • step S6 Configure the corresponding AM time stamp as the time stamp of the OH frame according to the AM time stamp of the AM cycle and the relative position of the OH code and the AM code. That is, the AM period of the AM code corresponding to the first OH code in the OH frame confirmed in step S5 is used as the AM period corresponding to the OH frame, and the AM time stamp of the AM period may be used as the time stamp of the OH frame.
  • FIG. 5 is a schematic diagram of an OH frame time stamp configuration provided by an embodiment of the present invention.
  • the transmitting side of FlexE such as the MAC side, detects the time stamp at the first position and the second position respectively in the process of calculating the time stamp.
  • the sending side of FlexE initiates a time stamp request to a time stamp processing module (Time Stamp Process, TSP) when detecting the AM code, and the TSP can return the sampled AM time stamp according to the above time stamp request. Since there may be a certain time difference in the process of TSP processing and return, the time corresponding to the mark of the AM timestamp returned by the TSP may be delayed compared to the time when the AM code is detected by the sending side.
  • TSP Time Stamp Process
  • the time stamp can be determined for multiple AM cycles. As shown in Figure 5, AM0, AM1, and AM2 correspond to three different AM cycles respectively. According to the AM time stamp returned by the above TSP That is, the AM time stamps corresponding to the foregoing AM0, AM1, and AM2 can be determined. At this point, the corresponding time stamp of the OH frame can be calculated based on the time stamp of the AM period.
  • the marking position of the first example OH frame shown in FIG. 5 corresponds to the AM1 period. Therefore, the time stamp of the first example OH frame can be configured according to the time stamp of the AM1 period. When the position of the first OH code in an OH frame is close to the start position of the next AM cycle in an AM cycle, the time stamp can also be performed according to the distance between the OH code and the AM code corresponding to the next AM cycle
  • the correction is the second example OH frame as shown in Figure 5.
  • the method of the above embodiment can be implemented by software plus a necessary general hardware platform, or by hardware.
  • the technical solution of the present disclosure can be embodied in the form of a software product.
  • the computer software product is stored in a storage medium (such as Read-Only Memory (ROM)/Random Access Memory (RAM)), magnetic Disk, optical disk) includes multiple instructions to enable a terminal device (which may be a mobile phone, computer, server, or network device, etc.) to execute the method described in the embodiment of the present invention.
  • ROM Read-Only Memory
  • RAM Random Access Memory
  • optical disk includes multiple instructions to enable a terminal device (which may be a mobile phone, computer, server, or network device, etc.) to execute the method described in the embodiment of the present invention.
  • FIG. 6 is a flowchart of a clock synchronization method provided by an embodiment of the present invention. As shown in FIG. 6, this embodiment The clock synchronization methods in include:
  • S202 Acquire time stamps of OH frames corresponding to packets in multiple paths.
  • S204 Determine the path delay of each path according to the time stamp of the OH frame corresponding to the message in each path.
  • S206 Perform clock synchronization processing according to path delays corresponding to multiple paths.
  • the time stamps of the OH frames corresponding to the messages in the multiple paths are acquired, and the time stamps of the OH frames corresponding to the messages in each path can be configured using the time stamp configuration method in Embodiment 1.
  • the path delay corresponding to each path can be determined.
  • the path delay corresponding to each path is determined according to the different time stamps of the corresponding OH frames in the multiple paths.
  • the clock synchronization processing can be implemented by a peripheral control unit, such as a Field Programmable Gate Array (FPGA).
  • FPGA Field Programmable Gate Array
  • the time stamp synchronization method in this embodiment can solve the problem that the accuracy of time stamp processing cannot be ensured in the FlexE protocol in the related art, which leads to poor clock synchronization accuracy of the entire network, so as to achieve high-precision time stamp processing and improve FlexE.
  • the effect of the clock synchronization accuracy of the entire network in the protocol is obtained; and the path time of each path is determined according to the time stamp of the OH frame corresponding to the message in each path. Delay; and then perform clock synchronization processing according to the path delays corresponding to multiple paths. Therefore, the time stamp synchronization method in this embodiment can solve the problem that the accuracy of time stamp processing cannot be ensured in the FlexE protocol in the related art, which leads to poor clock synchronization accuracy of the entire network, so as to achieve high-precision time stamp processing and improve FlexE. The effect of the clock synchronization accuracy of the entire network in the protocol.
  • step S202 before acquiring the time stamps of the OH frames corresponding to the messages in the multiple paths, the clock synchronization method in this embodiment further includes configuring the OH frames corresponding to the messages in each path. The time stamp of the frame.
  • the above configuration of the time stamp of the OH frame corresponding to the packet in each path includes:
  • the OH frame contains multiple OH codes
  • the AM code is inserted into the message according to the preset AM cycle; according to the position between the OH frame and the AM code in the message Relationship, configure the time stamp of the OH frame.
  • Configure the AM time stamp corresponding to each AM cycle determine the AM cycle corresponding to the OH frame according to the positional relationship between the OH frame and the AM code in the message; configure the AM time stamp of the AM cycle corresponding to the OH frame as an OH frame Timestamp.
  • the foregoing configuration of the AM timestamp corresponding to each AM period includes:
  • Detect the AM code in the message and when the AM code is detected, send a time stamp request to the time stamp processing module, where the time stamp request is used to instruct the time stamp processing module to sample the time stamp value at the current time; to obtain the current time stamp value
  • the time stamp value, and the current time stamp value is configured as the AM time stamp of the AM cycle where the AM code is located.
  • the above-mentioned inserting the OH frame and AM code in the message includes:
  • the foregoing configuration of the time stamp of the OH frame according to the positional relationship between the OH frame and the AM code in the message includes:
  • the first OH code and AM code in the OH frame in the message configure the time stamp of the OH frame corresponding to the first OH code; among them, the first OH code is used to indicate the first OH frame in the message OH code.
  • the foregoing configuration of the time stamp of the OH frame corresponding to the first OH code according to the positional relationship between the first OH code and the AM code in the OH frame in the message includes:
  • the AM code located before the first OH code and adjacent to the first OH code determine the AM period corresponding to the OH frame according to the AM period of the adjacent AM code; configure the AM time stamp of the AM period corresponding to the OH frame It is the time stamp of the OH frame.
  • the above method further includes:
  • the AM period is determined.
  • FIG. 7 is a schematic diagram of clock synchronization control provided by an embodiment of the present invention. As shown in FIG. 7, in this specific embodiment, the side-mounted FPGA performs unified control on the sending side of FlexE OH and the time stamp processing module TSP, so as to realize multi-path clock synchronization processing.
  • FIG. 8 is a clock synchronization interaction diagram of a master-slave device according to an embodiment of the present invention.
  • the time (Slave time) of multiple slave devices uses the time of the master device (Master time) as the synchronization object.
  • Master time the time of the master device
  • the AM timestamp of the OH frame in the path corresponding to the master device you can confirm that the Master time of the master device is t1
  • the AM timestamp of the OH frame in the path corresponding to the slave device you can confirm that the slave time of the master device is t2.
  • t1 and t2 The synchronization can synchronize different devices.
  • the method according to the foregoing embodiment can be implemented by software plus a necessary general hardware platform, or by hardware.
  • the technical solution of the present disclosure can be embodied in the form of a software product.
  • the computer software product is stored in a storage medium (such as ROM/RAM, magnetic disk, optical disk) and includes multiple instructions to enable a terminal device (which can be A mobile phone, a computer, a server, or a network device, etc.) execute the method described in the embodiment of the present invention.
  • FIG. 9 is a structural block diagram of a clock configuration device provided by an embodiment of the present invention. As shown in FIG. 9, the clock configuration device in this embodiment includes:
  • the insertion module 302 is set to insert OH frames and AM codes into the message, where the OH frame contains multiple OH codes, and the AM codes are inserted into the message according to the preset AM cycle; the configuration module 304 is set to be based on The positional relationship between the OH frame and the AM code in the message, and the time stamp of the OH frame is configured.
  • the time stamp configuration device in this embodiment since the OH frame and AM code can be inserted into the message, the OH frame contains multiple OH codes, and the AM code is inserted into the message according to the preset AM cycle. In the message; and according to the positional relationship between the OH frame and the AM code in the message, the time stamp of the OH frame is configured. Therefore, the time stamp configuration device in this embodiment can solve the problem that the accuracy of time stamp processing cannot be ensured in the FlexE protocol in the related art, which leads to poor clock synchronization accuracy of the entire network, so as to achieve high-precision time stamp processing and improve FlexE. The effect of the clock synchronization accuracy of the entire network in the protocol.
  • time stamp configuration device in this embodiment all correspond to the time stamp configuration method in the above-mentioned embodiment 1, so they will not be repeated here.
  • Configure the AM time stamp corresponding to each AM cycle determine the AM cycle corresponding to the OH frame according to the positional relationship between the OH frame and the AM code in the message; configure the AM time stamp of the AM cycle corresponding to the OH frame as an OH frame Timestamp.
  • the foregoing configuration of the AM timestamp corresponding to each AM period includes:
  • Detect the AM code in the message and when the AM code is detected, send a time stamp request to the time stamp processing module, where the time stamp request is used to instruct the time stamp processing module to sample the time stamp value at the current time; to obtain the current time stamp value
  • the time stamp value, and the current time stamp value is configured as the AM time stamp of the AM cycle where the AM code is located.
  • the above-mentioned inserting the OH frame and AM code in the message includes:
  • the foregoing configuration of the time stamp of the OH frame according to the positional relationship between the OH frame and the AM code in the message includes:
  • the first OH code and AM code in the OH frame in the message configure the time stamp of the OH frame corresponding to the first OH code; among them, the first OH code is used to indicate the first OH frame in the message OH code.
  • the foregoing configuration of the time stamp of the OH frame corresponding to the first OH code according to the positional relationship between the first OH code and the AM code in the OH frame in the message includes:
  • the AM code located before the first OH code and adjacent to the first OH code determine the AM period corresponding to the OH frame according to the AM period of the adjacent AM code; configure the AM time stamp of the AM period corresponding to the OH frame It is the time stamp of the OH frame.
  • the above method further includes:
  • the AM period is determined.
  • the above-mentioned multiple modules can be implemented by software or hardware. For the latter, it can be implemented in the following ways, but not limited to this: the above-mentioned modules are all located in the same processor; or, the above-mentioned multiple modules are respectively in the form of any combination. Located in different processors.
  • FIG. 10 is a structural block diagram of a clock synchronization device provided by an embodiment of the present invention. As shown in FIG. 10, the clock synchronization device in this embodiment includes:
  • the obtaining module 402 is configured to obtain the time stamp of the OH corresponding to the messages in multiple paths; the determining module 404 is configured to determine the path delay of each path according to the time stamp of the OH corresponding to the message in each path; The module 406 is configured to perform clock synchronization processing according to the path delays corresponding to multiple paths.
  • the time stamp synchronization device in this embodiment Through the time stamp synchronization device in this embodiment, the time stamp of the OH frame corresponding to the message in the multiple paths is obtained; and the path time of each path is determined according to the time stamp of the OH frame corresponding to the message in each path. Delay; and then perform clock synchronization processing according to the path delays corresponding to multiple paths. Therefore, the time stamp synchronization device in this embodiment can solve the problem that the accuracy of time stamp processing cannot be ensured in the FlexE protocol in the related art, which leads to poor clock synchronization accuracy of the entire network, so as to achieve high-precision time stamp processing and improve FlexE. The effect of the clock synchronization accuracy of the entire network in the protocol.
  • time stamp synchronization device in this embodiment all correspond to the time stamp synchronization method in the above-mentioned embodiment 2, so they will not be repeated here.
  • the above-mentioned multiple modules can be implemented by software or hardware. For the latter, it can be implemented in the following ways, but not limited to this: the above-mentioned modules are all located in the same processor; or, the above-mentioned multiple modules are respectively in the form of any combination. Located in different processors.
  • the embodiment of the present invention also provides a computer-readable storage medium, and a computer program is stored in the computer-readable storage medium, wherein the computer program is configured to execute any of the foregoing method embodiments when running. step.
  • the foregoing computer-readable storage medium may be configured to store a computer program for executing the following steps:
  • S2 Configure the time stamp of the OH frame according to the positional relationship between the OH frame and the AM code in the message.
  • the foregoing computer-readable storage medium may include, but is not limited to: U disk, ROM, RAM, mobile hard disk, magnetic disk, or optical disk, and other media that can store computer programs.
  • the embodiment of the present invention also provides a computer-readable storage medium, and a computer program is stored in the computer-readable storage medium, wherein the computer program is configured to execute any of the foregoing method embodiments when running. step.
  • the foregoing computer-readable storage medium may be configured to store a computer program for executing the following steps:
  • S2 Determine the path delay of each path according to the time stamp of the OH corresponding to the message in each path.
  • S3 Perform clock synchronization processing according to path delays corresponding to multiple paths.
  • the foregoing computer-readable storage medium may include, but is not limited to: U disk, ROM, RAM, mobile hard disk, magnetic disk, or optical disk, and other media that can store computer programs.
  • An embodiment of the present invention also provides an electronic device, including a memory and a processor, the memory stores a computer program, and the processor is configured to run the computer program to execute the steps in any one of the foregoing method embodiments.
  • the aforementioned electronic device may further include a transmission device and an input-output device, wherein the transmission device is connected to the aforementioned processor, and the input-output device is connected to the aforementioned processor.
  • the foregoing processor may be configured to execute the following steps through a computer program:
  • S2 Configure the time stamp of the OH frame according to the positional relationship between the OH frame and the AM code in the message.
  • An embodiment of the present invention also provides an electronic device, including a memory and a processor, the memory stores a computer program, and the processor is configured to run the computer program to execute the steps in any one of the foregoing method embodiments.
  • the aforementioned electronic device may further include a transmission device and an input-output device, wherein the transmission device is connected to the aforementioned processor, and the input-output device is connected to the aforementioned processor.
  • the foregoing processor may be configured to execute the following steps through a computer program:
  • S2 Determine the path delay of each path according to the time stamp of the OH corresponding to the message in each path.
  • S3 Perform clock synchronization processing according to path delays corresponding to multiple paths.
  • the above-mentioned multiple modules or multiple steps of the present disclosure can be implemented by a general computing device. They can be concentrated on a single computing device or distributed on a network composed of multiple computing devices. Optionally, they can be It is implemented by the program code executable by the computing device, so that they can be stored in the storage device to be executed by the computing device, and in some cases, the steps shown or described can be executed in a different order than here, Or they can be made into multiple integrated circuit modules respectively, or multiple modules or steps of them can be made into a single integrated circuit module to achieve. In this way, the present disclosure is not limited to any specific combination of hardware and software.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)

Abstract

L'invention concerne un procédé et un dispositif de configuration d'estampille temporelle, un procédé et un dispositif de synchronisation d'horloge, un support de stockage, ainsi qu'un dispositif électronique. Le procédé de configuration d'estampille temporelle selon l'invention consiste : à insérer une trame OH et un code AM dans un message, la trame OH contenant une pluralité de codes OH, et le code AM étant inséré dans le message conformément à un cycle AM prédéfini ; et à configurer une estampille temporelle de la trame OH en fonction de la relation de position entre la trame OH et le code AM dans le message.
PCT/CN2020/129768 2019-11-21 2020-11-18 Procédé et dispositif de configuration d'estampille temporelle, procédé et dispositif de synchronisation d'horloge, support de stockage et dispositif électronique WO2021098721A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201911150363.2 2019-11-21
CN201911150363.2A CN112825493A (zh) 2019-11-21 2019-11-21 时戳配置方法及装置、时钟同步方法及装置

Publications (1)

Publication Number Publication Date
WO2021098721A1 true WO2021098721A1 (fr) 2021-05-27

Family

ID=75907592

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2020/129768 WO2021098721A1 (fr) 2019-11-21 2020-11-18 Procédé et dispositif de configuration d'estampille temporelle, procédé et dispositif de synchronisation d'horloge, support de stockage et dispositif électronique

Country Status (2)

Country Link
CN (1) CN112825493A (fr)
WO (1) WO2021098721A1 (fr)

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130129347A1 (en) * 2011-11-22 2013-05-23 Electronics And Telecommunications Research Instit Apparatus and method for measuring a delay
CN109687927A (zh) * 2017-10-19 2019-04-26 深圳市中兴微电子技术有限公司 一种确定时间戳的方法、通信设备和通信系统
CN109802742A (zh) * 2017-11-16 2019-05-24 华为技术有限公司 一种传输数据的方法、设备及系统
US10313103B1 (en) * 2018-01-24 2019-06-04 Ciena Corporation Systems and methods for precise time synchronization with optical modules
CN109981235A (zh) * 2017-12-28 2019-07-05 北京华为数字技术有限公司 一种FlexE Group协商方法及网元
CN110224775A (zh) * 2018-03-01 2019-09-10 中兴通讯股份有限公司 一种时间信息确定的方法、装置及设备

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108880722B (zh) * 2017-05-10 2021-04-23 深圳市中兴软件有限责任公司 时钟同步的方法、系统和光传输设备

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130129347A1 (en) * 2011-11-22 2013-05-23 Electronics And Telecommunications Research Instit Apparatus and method for measuring a delay
CN109687927A (zh) * 2017-10-19 2019-04-26 深圳市中兴微电子技术有限公司 一种确定时间戳的方法、通信设备和通信系统
CN109802742A (zh) * 2017-11-16 2019-05-24 华为技术有限公司 一种传输数据的方法、设备及系统
CN109981235A (zh) * 2017-12-28 2019-07-05 北京华为数字技术有限公司 一种FlexE Group协商方法及网元
US10313103B1 (en) * 2018-01-24 2019-06-04 Ciena Corporation Systems and methods for precise time synchronization with optical modules
CN110224775A (zh) * 2018-03-01 2019-09-10 中兴通讯股份有限公司 一种时间信息确定的方法、装置及设备

Also Published As

Publication number Publication date
CN112825493A (zh) 2021-05-21

Similar Documents

Publication Publication Date Title
CN111194529B (zh) 包分类与加时间戳系统和方法
US9667370B2 (en) Communication device with peer-to-peer assist to provide synchronization
US8914662B2 (en) Implementing transparent clock by correcting time information carried in data using residence time information
CN110224775B (zh) 一种时间信息确定的方法、装置及设备
US8295310B2 (en) Inter-packet gap network clock synchronization
US9252903B2 (en) System and method for accounting for time that a packet spends in transit through a transparent clock
US8660152B2 (en) Multi-frame network clock synchronization
US11552871B2 (en) Receive-side timestamp accuracy
US8494009B2 (en) Network clock synchronization timestamp
US7809027B2 (en) Network clock synchronization floating window and window delineation
CN109787703B (zh) 一种时间戳的修正方法、时钟同步方法及系统
US20120148248A1 (en) Transport device and clock and time synchronization method thereof
CN101997669B (zh) 光传送网承载时间同步协议时的时间校正方法及系统
EP3163786B1 (fr) Procédé et appareil de synchronisation d'horloge
WO2019036943A1 (fr) Procédé de traitement de paquets et dispositif de réseau
WO2021057756A1 (fr) Procédé de mesure de retard, système et support de stockage
WO2022052609A1 (fr) Procédé, appareil et dispositif de compensation de retard temporel, et support d'enregistrement lisible par ordinateur
CN102299788A (zh) 自动发送ieee1588协议报文的控制方法及装置
WO2015117501A1 (fr) Procédé de synchronisation, dispositif de logique programmable, carte unique et élément de réseau
WO2021063303A1 (fr) Procédé et appareil d'acquisition d'estampille temporelle de flux de données, support de stockage, et dispositif électronique
CN103067112A (zh) 时钟同步方法、装置及网络设备
CN113037417A (zh) 实现精确时间协议报文一步模式的方法、装置及存储介质
EP2493126A1 (fr) Procédé et système permettant une récupération d'horloge dans un réseau à commutation de paquets
CN113014515B (zh) 一种支持异构网络时间同步时延补偿的方法和交换机
WO2021098721A1 (fr) Procédé et dispositif de configuration d'estampille temporelle, procédé et dispositif de synchronisation d'horloge, support de stockage et dispositif électronique

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 20889430

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 20889430

Country of ref document: EP

Kind code of ref document: A1