WO2021042617A1 - 画素结构及显示面板 - Google Patents

画素结构及显示面板 Download PDF

Info

Publication number
WO2021042617A1
WO2021042617A1 PCT/CN2019/124605 CN2019124605W WO2021042617A1 WO 2021042617 A1 WO2021042617 A1 WO 2021042617A1 CN 2019124605 W CN2019124605 W CN 2019124605W WO 2021042617 A1 WO2021042617 A1 WO 2021042617A1
Authority
WO
WIPO (PCT)
Prior art keywords
pixel
pixel unit
coupled
scan line
data line
Prior art date
Application number
PCT/CN2019/124605
Other languages
English (en)
French (fr)
Inventor
龙志娟
Original Assignee
深圳市华星光电半导体显示技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 深圳市华星光电半导体显示技术有限公司 filed Critical 深圳市华星光电半导体显示技术有限公司
Priority to US16/624,923 priority Critical patent/US20210364876A1/en
Publication of WO2021042617A1 publication Critical patent/WO2021042617A1/zh

Links

Images

Classifications

    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1343—Electrodes
    • G02F1/134309—Electrodes characterised by their geometrical arrangement
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/136286—Wiring, e.g. gate line, drain line
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F2201/00—Constructional arrangements not provided for in groups G02F1/00 - G02F7/00
    • G02F2201/12—Constructional arrangements not provided for in groups G02F1/00 - G02F7/00 electrode
    • G02F2201/122—Constructional arrangements not provided for in groups G02F1/00 - G02F7/00 electrode having a particular pattern

Definitions

  • This application relates to the display field, and in particular to a pixel structure and a display panel.
  • Liquid crystal display has been widely used recently. With the improvement of drive technology, it has the advantages of low power consumption, thin and light weight, low voltage drive, etc. It has been widely used in video recording and playback. Video cameras, notebook computers, desktop monitors and various projection equipment.
  • the liquid crystal display panel usually has a gate drive circuit, a source drive circuit and a pixel array.
  • the pixel array has a plurality of pixel circuits, and each pixel circuit is turned on and off according to the scanning signal provided by the gate drive circuit, and displays a data screen according to the data signal provided by the source drive circuit.
  • DLS Data Line Sharing
  • the left and right adjacent sub-pixels share a data line and use different scan lines for addressing, so as to achieve the purpose of halving the data line; but the red color of the DLS column inversion structure
  • Pixels, green pixels, and blue pixels are controlled by odd-numbered and even-numbered scan lines (gate) respectively, so half of the red, green, and blue pixels will produce a secondary charge feedthrough effect, which affects the panel
  • the common electrode (vcom) and IS The common electrode (vcom) and IS.
  • the first red pixel 10 and the second red pixel 20 are turned on by the scan line 1 (gate1) and the scan line 2 (gate2) respectively, and the first red pixel 10 and the current level scan line 1 (gate1) generate the first red pixel 10 and the current level scan line 1 (gate1).
  • a pixel capacitor 11 (Cgs) the first red pixel 10 and the next scan line 2 (gate2) generate a second pixel capacitor 12 (Cgs2), and the second red pixel 20 and the current and scan line 2 (gate2) generate the first The pixel capacitor 11 (Cgs), so the first red pixel 10 has one more charge feedthrough effect than the second red pixel 20.
  • This application proposes a new pixel structure. Through the change of the connection mode, the secondary charge feedthrough effect of the red pixel and the green pixel is avoided, and the IS can be effectively improved.
  • the purpose of this application is to provide a pixel structure, including: a plurality of pixel units arranged in a matrix, three of the pixel units form a pixel group, coupled to any data line and arranged in sequence
  • the two scan lines include: a first pixel unit, coupled between the first scan line and the data line; a second pixel unit, coupled between the second scan line and the data line; and a third pixel
  • the unit is coupled between the different scan lines arranged at intervals and the data line.
  • the first pixel unit and the second pixel unit are arranged side by side and staggered.
  • the second pixel unit and the third pixel unit are arranged side by side and staggered.
  • the first pixel unit and the third pixel unit are arranged side by side and staggered.
  • the first scan line is the 2n-1th scan line
  • the second scan line is the 2nth scan line, where n is a positive number .
  • the first pixel unit is a red pixel.
  • the second pixel unit is a green pixel.
  • the third pixel unit is a blue pixel.
  • the blue pixel has the lowest brightness.
  • Another object of the present application is to provide a display panel, including: a substrate; and a pixel structure, including: a plurality of pixel units arranged in a matrix, three of the pixel units form a pixel group, coupled to any data Line and two scan lines arranged in sequence, including: a first pixel unit, coupled between the first scan line and the data line; a second pixel unit, coupled between the second scan line and the data line ; And a third pixel unit, coupled between the different scan lines arranged at intervals and the data lines.
  • This application proposes a new pixel structure. Through the change of the connection mode, the secondary charge feedthrough effect of the red pixel and the green pixel is avoided, and the IS can be effectively improved.
  • Figure 1 is a schematic diagram of a pixel structure in the prior art
  • FIG. 2 is a schematic diagram of a pixel structure according to an embodiment of the application.
  • FIG. 2 is a schematic diagram of a pixel structure according to an embodiment of this application.
  • a pixel structure 10 includes a plurality of pixel units 100, 110, 120 arranged in a matrix.
  • the three pixel units 100, 110, 120 form a pixel group, which is coupled to any data line and two scan lines G1 and G2 arranged in sequence, including: a first pixel unit 100, which is coupled to the first scan line G1 and Between the data lines; the second pixel unit 110, which is coupled between the second scan line G2 and the data line; and the third pixel unit 120, which is coupled to the different scan lines G1, G2 and the Between the data lines.
  • the first pixel unit 100 and the second pixel unit 110 are arranged side by side and staggered.
  • the second pixel unit 110 and the third pixel unit 120 are arranged in parallel and staggered.
  • the first pixel unit 100 and the third pixel unit 120 are arranged in parallel and staggered.
  • the first scan line G1 is the 2n-1th scan line
  • the second scan line G2 is the 2nth scan line, Where n is a positive number.
  • the first pixel unit 100 is a red pixel.
  • the second pixel unit 110 is a green pixel.
  • the third pixel unit 120 is a blue pixel.
  • the blue pixel has the lowest brightness.
  • a display panel 11 includes: a substrate (not shown); and a pixel structure 10, including: a plurality of pixel units 100, 110, 120 arranged in a matrix, three The pixel units 100, 110, 120 form a pixel group, which is coupled to any data line and two scan lines G1 and G2 arranged in sequence, and includes a first pixel unit 100, which is coupled to the first scan line G1 and the Between the data lines; the second pixel unit 110, which is coupled between the second scan line G2 and the data line; and the third pixel unit 120, which is coupled to the different scan lines G1, G2 and the data line arranged at intervals between.
  • the red pixels 100 in the same row are turned on by the gate scan line G1 of the same level under the driving mode that keeps the data line sharing structure column inverted.
  • the green pixel 110 is turned on by the gate scan line G2 of the same level.
  • the charge feedthrough times of the red pixel 100 and the green pixel 110 are the same, and the blue pixel 120 in the same row is still switched on by different levels of charge feedthrough.
  • the gate scan lines G1 and G2 are turned on, but the brightness of the blue pixel 120 is the lowest, and the risk caused by the secondary charge feedthrough effect can be effectively reduced.
  • This application proposes a new pixel structure. Through the change of the connection mode, the secondary charge feedthrough effect of the red pixel and the green pixel is avoided, and the IS can be effectively improved.
  • the subject of this application can be manufactured and used in industry and has industrial applicability.

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Mathematical Physics (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • General Physics & Mathematics (AREA)
  • Optics & Photonics (AREA)
  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Geometry (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Liquid Crystal (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)

Abstract

一种画素结构(10)及显示面板(11)，画素结构(10)包括：多个以矩阵方式排列的画素单元(100,110,120)，三个画素单元(100,110,120)形成画素群组，耦接任一数据线与依序排列的两个扫描线(G1,G2)，包括：第一画素单元(100)，耦接第一扫描线(G1)与数据线之间；第二画素单元(110)，耦接第二扫描线(G2)与数据线之间；以及第三画素单元(120)，耦接间隔配置的相异扫描线(G1,G2)与数据线之间。

Description

画素结构及显示面板 技术领域
本申请涉及显示领域，特别涉及一种画素结构及显示面板。
背景技术
液晶显示器(Liquid Crystal Display，LCD)近来已被广泛的运用，随着驱动技术的改良，使其具有低的消耗电功率、薄型量轻、低电压驱动等优点，目前已经广泛的应用在摄录放影机、笔记本电脑、桌上型显示器及各种投影设备上。
而液晶显示面板中通常具有栅极驱动电路、源极驱动电路和画素阵列。画素阵列中具有多个画素电路，每一个画素电路依据栅极驱动电路提供的扫描讯号开启和关闭，并依据源极驱动电路提供的数据讯号，显示数据画面。
发明概述
技术问题
而数据线共享(Data Line Sharing，DLS)：通过左右相邻的子像素共享一条数据线而使用不同扫描线予以寻址，以达到数据线减半之目的；但是有关DLS栏反转架构的红色画素，绿色画素，蓝色画素分别由奇数行和偶数行扫描线(gate)控制，所以红色画素，绿色画素，蓝色画素会有一半的画素产生二次电荷馈通效应(feedthrough)，影响面板的公共电极(vcom)和IS。
如图1所示，第一红色像素10和第二红色像素20分别被扫描线1(gate1)和扫描线2(gate2)开启，第一红色像素10和当前级扫描线1(gate1)产生第一画素电容11(Cgs)，第一红色像素10和下一级扫描线2(gate2)产生第二画素电容12(Cgs2)，第二红色像素20和当前及扫描线2(gate2)产生第一画素电容11(Cgs)，所以第一红色像素10比第二红色像素20多一次电荷馈通效应(feedthrough)。
本申请提出一种新的画素结构，通过连接方式的改变，红色画素及绿色画素的二次电荷馈通效应(feedthrough)被避免了，可以有效改善IS。
问题的解决方案
技术解决方案
为了解决上述技术问题，本申请的目的在于，提供一种画素结构，包括：多个以矩阵方式排列的画素单元，三个所述画素单元形成画素群组，耦接任一数据线与依序排列的两个扫描线，包括：第一画素单元，耦接第一扫描线与所述数据线之间；第二画素单元，耦接第二扫描线与所述数据线之间；以及第三画素单元，耦接间隔配置的相异扫描线与所述数据线之间。
本申请的目的及解决其技术问题是采用以下技术方案来实现的。
在本申请的一实施例中，所述第一画素单元与所述第二画素单元为并列交错排列。
在本申请的一实施例中，所述第二画素单元与所述第三画素单元为并列交错排列。
在本申请的一实施例中，所述第一画素单元与所述第三画素单元为并列交错排列。
在本申请的一实施例中，所述两个扫描线中，所述第一扫描线为第2n-1条扫描线，所述第二扫描线为第2n条扫描线，其中n为正数。
在本申请的一实施例中，所述第一画素单元为红色画素。
在本申请的一实施例中，所述第二画素单元为绿色画素。
在本申请的一实施例中，所述第三画素单元为蓝色画素。
在本申请的一实施例中，所述蓝色画素的亮度最低。
本申请的目的及解决其技术问题还可采用以下技术措施进一步实现。
本申请的另一目的为提供一种显示面板，包括：一基板；以及一画素结构，包括：多个以矩阵方式排列的画素单元，三个所述画素单元形成画素群组，耦接任一数据线与依序排列的两个扫描线，包括：第一画素单元，耦接第一扫描线与所述数据线之间；第二画素单元，耦接第二扫描线与所述数据线之间；以及第三画素单元，耦接间隔配置的相异扫描线与所述数据线之间。
本申请提出一种新的画素结构，通过连接方式的改变，红色画素及绿色画素的二次电荷馈通效应(feedthrough)被避免了，可以有效改善IS。
发明的有益效果
对附图的简要说明
附图说明
为了更清楚地说明本申请实施例或现有技术中的技术方案，下面对实施例中所需要使用的附图作简单的介绍。下面描述中的附图仅为本申请的部分实施例，对于本领域普通技术人员而言，在不付出创造性劳动的前提下，还可以根据这些附图获取其他的附图。
图1为现有技术的画素结构示意图；
图2为本申请一实施例的画素结构示意图。
发明实施例
本发明的实施方式
请参照附图中的图式，其中相同的组件符号代表相同的组件。以下的说明是基于所例示的本申请具体实施例，其不应被视为限制本申请未在此详述的其它具体实施例。
以下各实施例的说明是参考附加的图式，用以例示本申请可用以实施的特定实施例。本申请所提到的方向用语，例如「上」、「下」、「前」、「后」、「左」、「右」、「内」、「外」、「侧面」等，仅是参考附加图式的方向。因此，使用的方向用语是用以说明及理解本申请，而非用以限制本申请。
在附图中，为了清晰起见，夸大了层、膜、面板、区域等的厚度。在附图中，为了理解和便于描述，夸大了一些层和区域的厚度。将理解的是，当例如层、膜、区域或基底的组件被称作“在”另一组件“上”时，所述组件可以直接在所述另一组件上，或者也可以存在中间组件。
附图和说明被认为在本质上是示出性的，而不是限制性的。在图中，结构相似的单元是以相同标号表示。另外，为了理解和便于描述，附图中示出的每个组件的尺寸和厚度是任意示出的，但是本申请不限于此。
另外，在说明书中，除非明确地描述为相反的，否则词语“包括”将被理解为意指包括所述组件，但是不排除任何其它组件。此外，在说明书中，“在......上”意指位于目标组件上方或者下方，而不意指必须位于基于重力方向的顶部上。
为更进一步阐述本申请为达成预定发明目的所采取的技术手段及功效，以下结合附图及具体的实施例，对依据本申请提出的一种画素结构及显示面板，其具 体实施方式、结构、特征及其功效，详细说明如后。
图2为本申请一实施例的画素结构示意图，请参照图2，在本申请的一实施例中，一种画素结构10，包括：多个以矩阵方式排列的画素单元100、110、120，三个所述画素单元100、110、120形成画素群组，耦接任一数据线与依序排列的两个扫描线G1、G2，包括：第一画素单元100，耦接第一扫描线G1与所述数据线之间；第二画素单元110，耦接第二扫描线G2与所述数据线之间；以及第三画素单元120，耦接间隔配置的相异扫描线G1、G2与所述数据线之间。
在本申请的一实施例中，所述第一画素单元100与所述第二画素单元110为并列交错排列。
在本申请的一实施例中，所述第二画素单元110与所述第三画素单元120为并列交错排列。
在本申请的一实施例中，所述第一画素单元100与所述第三画素单元120为并列交错排列。
在本申请的一实施例中，所述两个扫描线G1、G2中，所述第一扫描线G1为第2n-1条扫描线，所述第二扫描线G2为第2n条扫描线，其中n为正数。
在本申请的一实施例中，所述第一画素单元100为红色画素。
在本申请的一实施例中，所述第二画素单元110为绿色画素。
在本申请的一实施例中，所述第三画素单元120为蓝色画素。
在本申请的一实施例中，所述蓝色画素的亮度最低。
在本申请的一实施例中，一种显示面板11，包括：一基板(图未示)；以及一画素结构10，包括：多个以矩阵方式排列的画素单元100、110、120，三个所述画素单元100、110、120形成画素群组，耦接任一数据线与依序排列的两个扫描线G1、G2，包括：第一画素单元100，耦接第一扫描线G1与所述数据线之间；第二画素单元110，耦接第二扫描线G2与所述数据线之间；以及第三画素单元120，耦接间隔配置的相异扫描线G1、G2与所述数据线之间。
请参照图2，在本申请的一实施例中，在保持数据线分享架构栏反转的驱动方式下，将同一行的红色画素100由同级的闸极(gate)扫描线G1去开启以及绿色画素110由相同级的闸极(gate)扫描线G2去开启，此时红色画素100和绿色画素110的电 荷馈通效应(feedthrough)次数相同，同一行的蓝色画素120依然由不同级的闸极(gate)扫描线G1、G2去开启，但是蓝色画素120的亮度最低，二次电荷馈通效应(feedthrough)带来的风险可以有效降低。
本申请提出一种新的画素结构，通过连接方式的改变，红色画素及绿色画素的二次电荷馈通效应(feedthrough)被避免了，可以有效改善IS。
以上所述，对于本领域的普通技术人员来说，可以根据本发明的技术方案和技术构思作出其他各种相应的改变和变形，而所有这些改变和变形都应属于本发明后附的权利要求的保护范围。
工业实用性
本申请的主题可以在工业中制造和使用，具备工业实用性。

Claims (10)

  1. 一种画素结构，其中，多个以矩阵方式排列的画素单元，三个所述画素单元形成画素群组，耦接任一数据线与依序排列的两个扫描线，包括：
    第一画素单元，耦接第一扫描线与所述数据线之间；
    第二画素单元，耦接第二扫描线与所述数据线之间；以及
    第三画素单元，耦接间隔配置的相异扫描线与所述数据线之间。
  2. 如权利要求1所述的画素结构，其中，所述第一画素单元与所述第二画素单元为并列交错排列。
  3. 如权利要求1所述的画素结构，其中，所述第二画素单元与所述第三画素单元为并列交错排列。
  4. 如权利要求1所述的画素结构，其中，所述第一画素单元与所述第三画素单元为并列交错排列。
  5. 如权利要求1所述的画素结构，其中，所述两个扫描线中，所述第一扫描线为第2n-1条扫描线，所述第二扫描线为第2n条扫描线，其中n为正数。
  6. 如权利要求1所述的画素结构，其中，所述第一画素单元为红色画素。
  7. 如权利要求1所述的画素结构，其中，所述第二画素单元为绿色画素。
  8. 如权利要求1所述的画素结构，其中，所述第三画素单元为蓝色画素。
  9. 如权利要求8所述的画素结构，其中，所述蓝色画素的亮度最低。
  10. 一种显示面板，其包括：
    一基板；以及
    一画素结构，包括：多个以矩阵方式排列的画素单元，三个所述画素单元形成画素群组，耦接任一数据线与依序排列的两个扫描线，包括：
    第一画素单元，耦接第一扫描线与所述数据线之间；
    第二画素单元，耦接第二扫描线与所述数据线之间；以及
    第三画素单元，耦接间隔配置的相异扫描线与所述数据线之间。
PCT/CN2019/124605 2019-09-06 2019-12-11 画素结构及显示面板 WO2021042617A1 (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US16/624,923 US20210364876A1 (en) 2019-09-06 2019-12-11 Pixel structure and display panel

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201910841663.9A CN110703514B (zh) 2019-09-06 2019-09-06 画素结构及显示面板
CN201910841663.9 2019-09-06

Publications (1)

Publication Number Publication Date
WO2021042617A1 true WO2021042617A1 (zh) 2021-03-11

Family

ID=69194354

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2019/124605 WO2021042617A1 (zh) 2019-09-06 2019-12-11 画素结构及显示面板

Country Status (3)

Country Link
US (1) US20210364876A1 (zh)
CN (1) CN110703514B (zh)
WO (1) WO2021042617A1 (zh)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113781972A (zh) * 2021-09-13 2021-12-10 Tcl华星光电技术有限公司 显示面板

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101154361A (zh) * 2006-09-29 2008-04-02 Lg.菲利浦Lcd株式会社 液晶显示器件
KR20100007601A (ko) * 2008-07-14 2010-01-22 엘지디스플레이 주식회사 액정표시장치
CN101706618A (zh) * 2008-12-05 2010-05-12 深超光电（深圳）有限公司 主动矩阵式液晶显示面板
CN101963732A (zh) * 2010-08-26 2011-02-02 华映视讯（吴江）有限公司 双栅lcd及其驱动方法
CN103149759A (zh) * 2012-11-14 2013-06-12 友达光电股份有限公司 用以产生均匀亮度画面的显示器
US20140306871A1 (en) * 2013-04-16 2014-10-16 Chunghwa Picture Tubes, Ltd. Dual gate driving liquid crystal display device
CN105446034A (zh) * 2015-12-04 2016-03-30 昆山龙腾光电有限公司 双扫描线像素阵列结构、显示面板、显示装置及驱动方法
US20180240423A1 (en) * 2017-02-21 2018-08-23 Samsung Display Co., Ltd. Driving of a display device

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101410339B1 (ko) * 2007-12-03 2014-06-24 가부시키가이샤 한도오따이 에네루기 켄큐쇼 표시장치
JP6053278B2 (ja) * 2011-12-14 2016-12-27 三菱電機株式会社 ２画面表示装置
JP2015099331A (ja) * 2013-11-20 2015-05-28 株式会社ジャパンディスプレイ 液晶表示装置
TWI596403B (zh) * 2016-11-21 2017-08-21 友達光電股份有限公司 陣列基板及顯示面板
CN108227284B (zh) * 2018-01-25 2021-08-24 上海天马微电子有限公司 液晶显示面板与显示装置
CN108919583A (zh) * 2018-09-11 2018-11-30 惠科股份有限公司 显示面板
CN109616064A (zh) * 2018-12-29 2019-04-12 惠科股份有限公司 显示面板的驱动电路及驱动方法

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101154361A (zh) * 2006-09-29 2008-04-02 Lg.菲利浦Lcd株式会社 液晶显示器件
KR20100007601A (ko) * 2008-07-14 2010-01-22 엘지디스플레이 주식회사 액정표시장치
CN101706618A (zh) * 2008-12-05 2010-05-12 深超光电（深圳）有限公司 主动矩阵式液晶显示面板
CN101963732A (zh) * 2010-08-26 2011-02-02 华映视讯（吴江）有限公司 双栅lcd及其驱动方法
CN103149759A (zh) * 2012-11-14 2013-06-12 友达光电股份有限公司 用以产生均匀亮度画面的显示器
US20140306871A1 (en) * 2013-04-16 2014-10-16 Chunghwa Picture Tubes, Ltd. Dual gate driving liquid crystal display device
CN105446034A (zh) * 2015-12-04 2016-03-30 昆山龙腾光电有限公司 双扫描线像素阵列结构、显示面板、显示装置及驱动方法
US20180240423A1 (en) * 2017-02-21 2018-08-23 Samsung Display Co., Ltd. Driving of a display device

Also Published As

Publication number Publication date
US20210364876A1 (en) 2021-11-25
CN110703514A (zh) 2020-01-17
CN110703514B (zh) 2020-10-13

Similar Documents

Publication Publication Date Title
US10692447B2 (en) Liquid crystal display device
WO2018054137A1 (zh) 像素阵列、显示面板、显示装置
US10083664B1 (en) Thin film transistor array substrate and display panel
WO2016188257A1 (zh) 阵列基板、显示面板和显示装置
US20210049971A1 (en) Array substrate and display device
US10297213B2 (en) Array substrate with data line sharing structure
WO2016201724A1 (zh) 像素结构及液晶显示面板
US20150379950A1 (en) Array substrate, display device and method for drive the same
JP2014153541A (ja) 画像表示装置及びその駆動方法
JP2007219469A (ja) マルチプレクサ、ディスプレイパネル及び電子装置
WO2020107656A1 (zh) 像素驱动方法
WO2022057027A1 (zh) 一种阵列基板及液晶显示面板
WO2020237760A1 (zh) 像素驱动电路及像素驱动方法
WO2020073568A1 (zh) 一种像素电极结构及显示装置
WO2020093636A1 (zh) 一种像素架构及其显示装置
WO2020073401A1 (zh) 像素结构、阵列基板及显示装置
WO2020052094A1 (zh) 一种画素结构及显示面板
WO2019184112A1 (zh) 显示面板及显示装置
WO2020107505A1 (zh) 显示驱动方法及液晶显示装置
WO2015196610A1 (zh) 显示面板及其驱动方法和显示装置
WO2021056857A1 (zh) 驱动电路及其驱动方法与应用的显示面板
WO2019037177A1 (zh) 画素结构及其应用于显示面板
US10317748B2 (en) Display panels and the array substrates thereof
WO2020228101A1 (zh) 像素驱动方法
US20090251403A1 (en) Liquid crystal display panel

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 19944192

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 19944192

Country of ref document: EP

Kind code of ref document: A1